{"id":"https://openalex.org/W2044660806","doi":"https://doi.org/10.1155/2008/890410","title":"Fully Pipelined Parallel Architecture for Candidate Block and Pixel\u2010Subsampling\u2010Based Motion Estimation","display_name":"Fully Pipelined Parallel Architecture for Candidate Block and Pixel\u2010Subsampling\u2010Based Motion Estimation","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2044660806","doi":"https://doi.org/10.1155/2008/890410","mag":"2044660806"},"language":"en","primary_location":{"id":"doi:10.1155/2008/890410","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2008/890410","pdf_url":"https://downloads.hindawi.com/archive/2008/890410.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2008/890410.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026461824","display_name":"Reeba Korah","orcid":"https://orcid.org/0000-0003-1661-5037"},"institutions":[{"id":"https://openalex.org/I33585257","display_name":"Anna University, Chennai","ror":"https://ror.org/01qhf1r47","country_code":"IN","type":"education","lineage":["https://openalex.org/I33585257"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Reeba Korah","raw_affiliation_strings":["School of Electronics and Communication Engineering (ECE), Anna University, Chennai-600 025, Tamil Nadu","School of Electronics and Communication Engineering, Anna University, Chennai, Tamil Nadu, India#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Communication Engineering (ECE), Anna University, Chennai-600 025, Tamil Nadu","institution_ids":["https://openalex.org/I33585257"]},{"raw_affiliation_string":"School of Electronics and Communication Engineering, Anna University, Chennai, Tamil Nadu, India#TAB#","institution_ids":["https://openalex.org/I33585257"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108353042","display_name":"J. Raja Paul Perinbam","orcid":null},"institutions":[{"id":"https://openalex.org/I33585257","display_name":"Anna University, Chennai","ror":"https://ror.org/01qhf1r47","country_code":"IN","type":"education","lineage":["https://openalex.org/I33585257"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"J.Raja Paul Perinbam","raw_affiliation_strings":["School of Electronics and Communication Engineering (ECE), Anna University, Chennai-600 025, Tamil Nadu","School of Electronics and Communication Engineering, Anna University, Chennai, Tamil Nadu, India#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Communication Engineering (ECE), Anna University, Chennai-600 025, Tamil Nadu","institution_ids":["https://openalex.org/I33585257"]},{"raw_affiliation_string":"School of Electronics and Communication Engineering, Anna University, Chennai, Tamil Nadu, India#TAB#","institution_ids":["https://openalex.org/I33585257"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5026461824"],"corresponding_institution_ids":["https://openalex.org/I33585257"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10055866,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2008","issue":"1","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.7557590007781982},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7548091411590576},{"id":"https://openalex.org/keywords/motion-vector","display_name":"Motion vector","score":0.7316678762435913},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.6553750038146973},{"id":"https://openalex.org/keywords/motion-estimation","display_name":"Motion estimation","score":0.6433504819869995},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5520185828208923},{"id":"https://openalex.org/keywords/parallel-architecture","display_name":"Parallel architecture","score":0.5131409764289856},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.49749472737312317},{"id":"https://openalex.org/keywords/block-size","display_name":"Block size","score":0.49357569217681885},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.49014100432395935},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46162253618240356},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4565829634666443},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.4213692843914032},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3520001173019409},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35009345412254333},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32036352157592773},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2686413526535034},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.15359404683113098},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.11384427547454834},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10639065504074097},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06826099753379822}],"concepts":[{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.7557590007781982},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7548091411590576},{"id":"https://openalex.org/C2779020251","wikidata":"https://www.wikidata.org/wiki/Q3555171","display_name":"Motion vector","level":3,"score":0.7316678762435913},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.6553750038146973},{"id":"https://openalex.org/C10161872","wikidata":"https://www.wikidata.org/wiki/Q557891","display_name":"Motion estimation","level":2,"score":0.6433504819869995},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5520185828208923},{"id":"https://openalex.org/C2985918086","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel architecture","level":3,"score":0.5131409764289856},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.49749472737312317},{"id":"https://openalex.org/C41431624","wikidata":"https://www.wikidata.org/wiki/Q1053357","display_name":"Block size","level":3,"score":0.49357569217681885},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.49014100432395935},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46162253618240356},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4565829634666443},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.4213692843914032},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3520001173019409},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35009345412254333},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32036352157592773},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2686413526535034},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.15359404683113098},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.11384427547454834},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10639065504074097},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06826099753379822},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/2008/890410","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2008/890410","pdf_url":"https://downloads.hindawi.com/archive/2008/890410.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/2008/890410","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2008/890410","pdf_url":"https://downloads.hindawi.com/archive/2008/890410.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2044660806.pdf","grobid_xml":"https://content.openalex.org/works/W2044660806.grobid-xml"},"referenced_works_count":13,"referenced_works":["https://openalex.org/W1541855633","https://openalex.org/W1585118052","https://openalex.org/W1884282572","https://openalex.org/W1980990538","https://openalex.org/W2100784181","https://openalex.org/W2110448276","https://openalex.org/W2115798291","https://openalex.org/W2148110279","https://openalex.org/W2148911260","https://openalex.org/W2156816520","https://openalex.org/W2167635957","https://openalex.org/W2546751355","https://openalex.org/W4253700222"],"related_works":["https://openalex.org/W839483973","https://openalex.org/W1604953040","https://openalex.org/W4241657933","https://openalex.org/W2163580946","https://openalex.org/W1969136679","https://openalex.org/W2162884882","https://openalex.org/W2164685696","https://openalex.org/W2355339201","https://openalex.org/W2043840528","https://openalex.org/W2044660806"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,62,100],"low":[4,55],"power":[5,79],"and":[6,16,82,85],"high":[7],"speed":[8],"architecture":[9,59,98],"for":[10],"motion":[11,29],"estimation":[12],"with":[13,54,67],"Candidate":[14],"Block":[15],"Pixel":[17,40],"Subsampling":[18],"(CBPS)":[19],"Algorithm.":[20],"Coarse\u2010to\u2010fine":[21],"search":[22],"approach":[23],"is":[24,37,42,61],"employed":[25],"to":[26,76,88],"find":[27],"the":[28,33,45,78],"vector":[30],"so":[31],"that":[32],"local":[34],"minima":[35],"problem":[36],"totally":[38],"eliminated.":[39],"subsampling":[41],"performed":[43],"in":[44],"selected":[46],"candidate":[47],"blocks":[48],"which":[49],"significantly":[50],"reduces":[51],"computational":[52],"cost":[53],"quality":[56],"degradation.":[57],"The":[58],"developed":[60],"fully":[63],"pipelined":[64,83],"parallel":[65,81,86],"design":[66],"9":[68],"processing":[69,91],"elements.":[70],"Two":[71],"different":[72],"methods":[73],"are":[74],"deployed":[75],"reduce":[77],"consumption,":[80],"implementation":[84],"accessing":[87],"memory.":[89],"For":[90],"30":[92],"CIF":[93],"frames":[94],"per":[95],"second":[96],"our":[97],"requires":[99],"clock":[101],"frequency":[102],"of":[103],"4.5":[104],"MHz.":[105]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}