{"id":"https://openalex.org/W2016717801","doi":"https://doi.org/10.1155/2008/596146","title":"Choice of a High\u2010Level Fault Modelfor the Optimization of Validation Test Set Reused for Manufacturing Test","display_name":"Choice of a High\u2010Level Fault Modelfor the Optimization of Validation Test Set Reused for Manufacturing Test","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2016717801","doi":"https://doi.org/10.1155/2008/596146","mag":"2016717801"},"language":"en","primary_location":{"id":"doi:10.1155/2008/596146","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2008/596146","pdf_url":"https://downloads.hindawi.com/archive/2008/596146.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2008/596146.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019311049","display_name":"Yves Joannon","orcid":null},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]},{"id":"https://openalex.org/I4210135508","display_name":"STMicroelectronics (United Kingdom)","ror":"https://ror.org/0442wxc77","country_code":"GB","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210135508"]},{"id":"https://openalex.org/I4210145979","display_name":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","ror":"https://ror.org/04eg25g76","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR","GB","IN"],"is_corresponding":true,"raw_author_name":"Yves Joannon","raw_affiliation_strings":["Grenoble Institute of Technology (LCIS), 50 Rue B. de Laffemas, BP54, 26092 Valence Cedex 9, France esisar.inpg.fr","STMicroelectronics, 850 Rue Jean Monnet, 38926 Crolles Cedex, France st.com","Grenoble Institute of Technology (LCIS), 50 Rue B. de Laffemas, BP54, 26092 Valence Cedex 9","STMicroelectronics, 850 Rue Jean Monnet, 38926 Crolles Cedex"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grenoble Institute of Technology (LCIS), 50 Rue B. de Laffemas, BP54, 26092 Valence Cedex 9, France esisar.inpg.fr","institution_ids":["https://openalex.org/I4210145979"]},{"raw_affiliation_string":"STMicroelectronics, 850 Rue Jean Monnet, 38926 Crolles Cedex, France st.com","institution_ids":["https://openalex.org/I4210094169","https://openalex.org/I4210135508"]},{"raw_affiliation_string":"Grenoble Institute of Technology (LCIS), 50 Rue B. de Laffemas, BP54, 26092 Valence Cedex 9","institution_ids":["https://openalex.org/I106785703"]},{"raw_affiliation_string":"STMicroelectronics, 850 Rue Jean Monnet, 38926 Crolles Cedex","institution_ids":["https://openalex.org/I4210135508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010752380","display_name":"Vincent Beroulle","orcid":"https://orcid.org/0000-0003-0617-3087"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210145979","display_name":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","ror":"https://ror.org/04eg25g76","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Vincent Beroulle","raw_affiliation_strings":["Grenoble Institute of Technology (LCIS), 50 Rue B. de Laffemas, BP54, 26092 Valence Cedex 9, France esisar.inpg.fr","Grenoble Institute of Technology (LCIS), 50 Rue B. de Laffemas, BP54, 26092 Valence Cedex 9"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grenoble Institute of Technology (LCIS), 50 Rue B. de Laffemas, BP54, 26092 Valence Cedex 9, France esisar.inpg.fr","institution_ids":["https://openalex.org/I4210145979"]},{"raw_affiliation_string":"Grenoble Institute of Technology (LCIS), 50 Rue B. de Laffemas, BP54, 26092 Valence Cedex 9","institution_ids":["https://openalex.org/I106785703"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110682805","display_name":"Chantal Robach","orcid":null},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210145979","display_name":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","ror":"https://ror.org/04eg25g76","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Chantal Robach","raw_affiliation_strings":["Grenoble Institute of Technology (LCIS), 50 Rue B. de Laffemas, BP54, 26092 Valence Cedex 9, France esisar.inpg.fr","Grenoble Institute of Technology (LCIS), 50 Rue B. de Laffemas, BP54, 26092 Valence Cedex 9"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grenoble Institute of Technology (LCIS), 50 Rue B. de Laffemas, BP54, 26092 Valence Cedex 9, France esisar.inpg.fr","institution_ids":["https://openalex.org/I4210145979"]},{"raw_affiliation_string":"Grenoble Institute of Technology (LCIS), 50 Rue B. de Laffemas, BP54, 26092 Valence Cedex 9","institution_ids":["https://openalex.org/I106785703"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015509272","display_name":"Sma\u00efl Tedjini","orcid":"https://orcid.org/0000-0003-2058-6638"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210145979","display_name":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","ror":"https://ror.org/04eg25g76","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Smail Tedjini","raw_affiliation_strings":["Grenoble Institute of Technology (LCIS), 50 Rue B. de Laffemas, BP54, 26092 Valence Cedex 9, France esisar.inpg.fr","Grenoble Institute of Technology (LCIS), 50 Rue B. de Laffemas, BP54, 26092 Valence Cedex 9"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grenoble Institute of Technology (LCIS), 50 Rue B. de Laffemas, BP54, 26092 Valence Cedex 9, France esisar.inpg.fr","institution_ids":["https://openalex.org/I4210145979"]},{"raw_affiliation_string":"Grenoble Institute of Technology (LCIS), 50 Rue B. de Laffemas, BP54, 26092 Valence Cedex 9","institution_ids":["https://openalex.org/I106785703"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108530768","display_name":"J.L. Carbonero","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]},{"id":"https://openalex.org/I4210135508","display_name":"STMicroelectronics (United Kingdom)","ror":"https://ror.org/0442wxc77","country_code":"GB","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210135508"]}],"countries":["GB","IN"],"is_corresponding":false,"raw_author_name":"Jean-Louis Carbonero","raw_affiliation_strings":["STMicroelectronics, 850 Rue Jean Monnet, 38926 Crolles Cedex, France st.com","STMicroelectronics, 850 Rue Jean Monnet, 38926 Crolles Cedex"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, 850 Rue Jean Monnet, 38926 Crolles Cedex, France st.com","institution_ids":["https://openalex.org/I4210094169","https://openalex.org/I4210135508"]},{"raw_affiliation_string":"STMicroelectronics, 850 Rue Jean Monnet, 38926 Crolles Cedex","institution_ids":["https://openalex.org/I4210135508"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5019311049"],"corresponding_institution_ids":["https://openalex.org/I106785703","https://openalex.org/I4210094169","https://openalex.org/I4210135508","https://openalex.org/I4210145979"],"apc_list":null,"apc_paid":null,"fwci":2.1126,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":{"value":0.90337617,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2008","issue":"1","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9851999878883362,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9819999933242798,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.7190306186676025},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6543548107147217},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6307646632194519},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.623969554901123},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5655035376548767},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.5591797828674316},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5555551052093506},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5292842984199524},{"id":"https://openalex.org/keywords/test-vector","display_name":"Test vector","score":0.5109485983848572},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.4921109080314636},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4820176362991333},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4524097740650177},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.44669175148010254},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.41678205132484436},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3562285900115967},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.09396347403526306},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.06587022542953491}],"concepts":[{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.7190306186676025},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6543548107147217},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6307646632194519},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.623969554901123},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5655035376548767},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.5591797828674316},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5555551052093506},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5292842984199524},{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.5109485983848572},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.4921109080314636},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4820176362991333},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4524097740650177},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.44669175148010254},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.41678205132484436},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3562285900115967},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.09396347403526306},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.06587022542953491},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/2008/596146","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2008/596146","pdf_url":"https://downloads.hindawi.com/archive/2008/596146.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:a1f0ecf34c8a4bbab3dadc13a62b269f","is_oa":false,"landing_page_url":"https://doaj.org/article/a1f0ecf34c8a4bbab3dadc13a62b269f","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI Design, Vol 2008 (2008)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/2008/596146","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2008/596146","pdf_url":"https://downloads.hindawi.com/archive/2008/596146.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2016717801.pdf","grobid_xml":"https://content.openalex.org/works/W2016717801.grobid-xml"},"referenced_works_count":6,"referenced_works":["https://openalex.org/W52585460","https://openalex.org/W566385658","https://openalex.org/W2114734140","https://openalex.org/W2151941088","https://openalex.org/W2155221776","https://openalex.org/W4244195727"],"related_works":["https://openalex.org/W4256030018","https://openalex.org/W2098752843","https://openalex.org/W2151556234","https://openalex.org/W2154529098","https://openalex.org/W2340957901","https://openalex.org/W2568949342","https://openalex.org/W2092357065","https://openalex.org/W1555400249","https://openalex.org/W2136680550","https://openalex.org/W2147400189"],"abstract_inverted_index":{"With":[0],"the":[1,26,48,54,94,116,119,155,175],"growing":[2],"complexity":[3],"of":[4,11,35,56,86,96,118,121,135,158,177],"wireless":[5],"systems":[6],"on":[7,93,103,115,147,154],"chip":[8],"integrating":[9],"hundreds\u2010of\u2010millions":[10],"transistors,":[12],"electronic":[13],"design":[14,31,58],"methods":[15],"need":[16],"to":[17,20,69,73],"be":[18],"upgraded":[19],"reduce":[21],"time\u2010to\u2010market.":[22],"In":[23],"this":[24,62,87,166],"paper,":[25],"test":[27,51,63,71,80,89,98,179],"benches":[28],"defined":[29],"for":[30,44,165,174],"validation":[32,50,88],"or":[33,137],"characterization":[34],"AMS":[36],"&":[37],"RF":[38],"SoCs":[39],"are":[40,131,152],"optimized":[41],"and":[42,60,78,107,126],"reused":[43],"production":[45],"testing.":[46],"Although":[47],"original":[49],"set":[52,64,90],"allows":[53],"verification":[55],"both":[57],"functionalities":[59],"performances,":[61],"is":[65,91,141,172],"not":[66],"well":[67],"adapted":[68],"manufacturing":[70,178],"due":[72],"its":[74,127],"high":[75,79,122],"execution":[76],"time":[77],"equipment":[81],"costs":[82],"requirement.":[83],"The":[84,133],"optimization":[85],"based":[92,114],"evaluation":[95,101],"each":[97],"vector.":[99],"This":[100],"relies":[102],"high\u2010level":[104],"fault":[105,108,112,149],"modeling":[106],"simulation.":[109],"Hence,":[110],"a":[111,159],"model":[113],"variations":[117],"parameters":[120],"abstraction":[123,139,170],"level":[124,171],"descriptions":[125],"related":[128],"qualification":[129],"metric":[130],"presented.":[132],"choice":[134],"functional":[136],"behavioral":[138,169],"levels":[140],"discussed":[142],"by":[143],"comparing":[144],"their":[145],"impact":[146],"structural":[148],"coverage.":[150],"Experiments":[151],"performed":[153],"receiver":[156],"part":[157],"WCDMA":[160],"transceiver.":[161],"Results":[162],"show":[163],"that":[164],"SoC,":[167],"using":[168],"justified":[173],"generation":[176],"benches.":[180]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2016-06-24T00:00:00"}