{"id":"https://openalex.org/W2020893301","doi":"https://doi.org/10.1155/2008/512746","title":"VLSI Implementation of Hybrid Wave\u2010Pipelined 2D DWT Using Lifting Scheme","display_name":"VLSI Implementation of Hybrid Wave\u2010Pipelined 2D DWT Using Lifting Scheme","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2020893301","doi":"https://doi.org/10.1155/2008/512746","mag":"2020893301"},"language":"en","primary_location":{"id":"doi:10.1155/2008/512746","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2008/512746","pdf_url":"https://downloads.hindawi.com/archive/2008/512746.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2008/512746.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078405996","display_name":"G. Seetharaman","orcid":"https://orcid.org/0000-0001-7764-0661"},"institutions":[{"id":"https://openalex.org/I122964287","display_name":"National Institute of Technology Tiruchirappalli","ror":"https://ror.org/047x65e68","country_code":"IN","type":"education","lineage":["https://openalex.org/I122964287"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"G. Seetharaman","raw_affiliation_strings":["Department of ECE, National Institute of Technology, Tiruchirapalli 620015, India","[Department of ECE, National Institute of Technology, Tiruchirapalli, India]"],"affiliations":[{"raw_affiliation_string":"Department of ECE, National Institute of Technology, Tiruchirapalli 620015, India","institution_ids":["https://openalex.org/I122964287"]},{"raw_affiliation_string":"[Department of ECE, National Institute of Technology, Tiruchirapalli, India]","institution_ids":["https://openalex.org/I122964287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018233463","display_name":"B. Venkataramani","orcid":null},"institutions":[{"id":"https://openalex.org/I122964287","display_name":"National Institute of Technology Tiruchirappalli","ror":"https://ror.org/047x65e68","country_code":"IN","type":"education","lineage":["https://openalex.org/I122964287"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B. Venkataramani","raw_affiliation_strings":["Department of ECE, National Institute of Technology, Tiruchirapalli 620015, India","[Department of ECE, National Institute of Technology, Tiruchirapalli, India]"],"affiliations":[{"raw_affiliation_string":"Department of ECE, National Institute of Technology, Tiruchirapalli 620015, India","institution_ids":["https://openalex.org/I122964287"]},{"raw_affiliation_string":"[Department of ECE, National Institute of Technology, Tiruchirapalli, India]","institution_ids":["https://openalex.org/I122964287"]}]},{"author_position":"last","author":{"id":null,"display_name":"G. Lakshminarayanan","orcid":null},"institutions":[{"id":"https://openalex.org/I122964287","display_name":"National Institute of Technology Tiruchirappalli","ror":"https://ror.org/047x65e68","country_code":"IN","type":"education","lineage":["https://openalex.org/I122964287"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"G. Lakshminarayanan","raw_affiliation_strings":["Department of ECE, National Institute of Technology, Tiruchirapalli 620015, India","[Department of ECE, National Institute of Technology, Tiruchirapalli, India]"],"affiliations":[{"raw_affiliation_string":"Department of ECE, National Institute of Technology, Tiruchirapalli 620015, India","institution_ids":["https://openalex.org/I122964287"]},{"raw_affiliation_string":"[Department of ECE, National Institute of Technology, Tiruchirapalli, India]","institution_ids":["https://openalex.org/I122964287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5078405996"],"corresponding_institution_ids":["https://openalex.org/I122964287"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.09328383,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2008","issue":"1","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7029502391815186},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6999106407165527},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5744670629501343},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5706585049629211},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5518826842308044},{"id":"https://openalex.org/keywords/software-pipelining","display_name":"Software pipelining","score":0.5234538912773132},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5055303573608398},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5019567012786865},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.48204028606414795},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3289638161659241},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.30240941047668457},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.27944469451904297},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11658954620361328},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.10584533214569092},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.07282155752182007}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7029502391815186},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6999106407165527},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5744670629501343},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5706585049629211},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5518826842308044},{"id":"https://openalex.org/C188854837","wikidata":"https://www.wikidata.org/wiki/Q268469","display_name":"Software pipelining","level":3,"score":0.5234538912773132},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5055303573608398},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5019567012786865},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.48204028606414795},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3289638161659241},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.30240941047668457},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.27944469451904297},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11658954620361328},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.10584533214569092},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.07282155752182007},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/2008/512746","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2008/512746","pdf_url":"https://downloads.hindawi.com/archive/2008/512746.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/2008/512746","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2008/512746","pdf_url":"https://downloads.hindawi.com/archive/2008/512746.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6499999761581421}],"awards":[{"id":"https://openalex.org/G1079203856","display_name":null,"funder_award_id":"NSC 96-2923-E-110-001-MY2","funder_id":"https://openalex.org/F4320321040","funder_display_name":"National Science Council"},{"id":"https://openalex.org/G5433964328","display_name":null,"funder_award_id":"NSC 96-2923-E-110-001-MY2","funder_id":"https://openalex.org/F4320332161","funder_display_name":"National Institutes of Health"},{"id":"https://openalex.org/G7046203897","display_name":null,"funder_award_id":"NHRI-EX97-9732EI","funder_id":"https://openalex.org/F4320321040","funder_display_name":"National Science Council"},{"id":"https://openalex.org/G8889898865","display_name":null,"funder_award_id":"NHRI-EX97-9732EI","funder_id":"https://openalex.org/F4320332161","funder_display_name":"National Institutes of Health"}],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"},{"id":"https://openalex.org/F4320332161","display_name":"National Institutes of Health","ror":"https://ror.org/01cwqze88"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2020893301.pdf","grobid_xml":"https://content.openalex.org/works/W2020893301.grobid-xml"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W1503581103","https://openalex.org/W1592521398","https://openalex.org/W1603444000","https://openalex.org/W2015370045","https://openalex.org/W2109321342","https://openalex.org/W2113521968","https://openalex.org/W2116713559","https://openalex.org/W2136292140","https://openalex.org/W2143310750","https://openalex.org/W2165439085","https://openalex.org/W2168404818","https://openalex.org/W2282438517","https://openalex.org/W2329992686","https://openalex.org/W3143682290","https://openalex.org/W4251101141"],"related_works":["https://openalex.org/W4232019485","https://openalex.org/W2028052815","https://openalex.org/W2076413498","https://openalex.org/W2164834710","https://openalex.org/W4327499872","https://openalex.org/W2123512677","https://openalex.org/W2116259070","https://openalex.org/W2128528443","https://openalex.org/W2078563162","https://openalex.org/W2144387933"],"abstract_inverted_index":{"A":[0,18],"novel":[1],"approach":[2,130],"is":[3,84,131,156,205],"proposed":[4,85,103],"in":[5,41,222,233],"this":[6,79,97],"paper":[7],"for":[8,65,104,141,168],"the":[9,67,88,105,124,135,145,149,160,169,180,183,188,194,208,217,223,234,246],"implementation":[10,106,181],"of":[11,55,90,107,200,214,219,225,230,236,241],"2D":[12,108],"DWT":[13,109],"using":[14,29,110],"hybrid":[15,82,111,170,184,209],"wave\u2010pipelining":[16],"(WP).":[17],"digital":[19],"circuit":[20],"may":[21],"be":[22],"operated":[23],"at":[24,216],"a":[25,81,198,212,228,239],"higher":[26],"frequency":[27],"by":[28,197,211,227,238],"either":[30],"pipelining":[31,92],"or":[32],"WP.":[33],"Pipelining":[34],"requires":[35,59,187],"additional":[36],"registers":[37,143,226],"and":[38,46,62,70,75,93,120,138,163,176,243],"it":[39,244],"results":[40,167],"more":[42],"area,":[43],"power":[44],"dissipation":[45],"clock":[47,68,71,136,139,161,164,247],"routing":[48,248],"complexity.":[49,249],"Wave\u2010pipelining":[50],"does":[51],"not":[52],"have":[53],"any":[54],"these":[56],"disadvantages":[57],"but":[58,191],"complex":[60],"trial":[61],"error":[63],"procedure":[64],"tuning":[66],"period":[69,140],"skew":[72,137,162],"between":[73,144],"input":[74],"output":[76],"registers.":[77],"In":[78,96,123,148],"paper,":[80,98],"scheme":[83,186,196,204,210],"to":[86,133,158],"get":[87],"benefits":[89],"both":[91,114],"WP":[94,112,171,185],"techniques.":[95],"two":[99],"automation":[100],"schemes":[101],"are":[102,172],"on":[113],"Xilinx,":[115],"San":[116],"Jose,":[117],"CA,":[118],"USA":[119],"Altera":[121],"FPGAs.":[122],"first":[125],"scheme,":[126],"Built\u2010in":[127],"self\u2010test":[128],"(BIST)":[129],"used":[132,157],"choose":[134,159],"I/O":[142],"wave\u2010pipelined":[146],"blocks.":[147],"second":[150],"approach,":[151],"an":[152,220],"on\u2010chip":[153],"soft\u2010core":[154],"processor":[155],"period.":[165],"The":[166,202],"compared":[173],"with":[174],"nonpipelined":[175,195],"pipelined":[177,203],"approaches.":[178],"From":[179],"results,":[182],"same":[189],"area":[190],"faster":[192,206],"than":[193,207],"factor":[199,213,229,240],"1.25\u20131.39.":[201],"1.15\u20131.39":[215],"cost":[218],"increase":[221,232],"number":[224,235],"1.78\u20132.73,":[231],"LEs":[237],"1.11\u20131.32":[242],"increases":[245]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}