{"id":"https://openalex.org/W1978297449","doi":"https://doi.org/10.1155/2007/41867","title":"Prerouted FPGA Cores for Rapid System Construction in a Dynamic Reconfigurable System","display_name":"Prerouted FPGA Cores for Rapid System Construction in a Dynamic Reconfigurable System","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W1978297449","doi":"https://doi.org/10.1155/2007/41867","mag":"1978297449"},"language":"en","primary_location":{"id":"doi:10.1155/2007/41867","is_oa":false,"landing_page_url":"https://doi.org/10.1155/2007/41867","pdf_url":null,"source":{"id":"https://openalex.org/S4210171762","display_name":"EURASIP Journal on Embedded Systems","issn_l":"1687-3955","issn":["1687-3955","1687-3963"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Embedded Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","datacite","doaj"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://drops.dagstuhl.de/entities/document/10.4230/DagSemProc.06141.12","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111920345","display_name":"T. Oliver","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Timothy F. Oliver","raw_affiliation_strings":["Centre for High Performance Embedded Systems (CHiPES), School of Computer Engineering, Nanyang Technology University, Singapore#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for High Performance Embedded Systems (CHiPES), School of Computer Engineering, Nanyang Technology University, Singapore#TAB#","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059218594","display_name":"Douglas L. Maskell","orcid":"https://orcid.org/0000-0002-6588-4762"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Douglas L. Maskell","raw_affiliation_strings":["Centre for High Performance Embedded Systems (CHiPES), School of Computer Engineering, Nanyang Technology University, Singapore#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for High Performance Embedded Systems (CHiPES), School of Computer Engineering, Nanyang Technology University, Singapore#TAB#","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":1.5116,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.85681369,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":"2007","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8297078609466553},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8292403221130371},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5554474592208862},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4232938885688782},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41732552647590637}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8297078609466553},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8292403221130371},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5554474592208862},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4232938885688782},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41732552647590637}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1155/2007/41867","is_oa":false,"landing_page_url":"https://doi.org/10.1155/2007/41867","pdf_url":null,"source":{"id":"https://openalex.org/S4210171762","display_name":"EURASIP Journal on Embedded Systems","issn_l":"1687-3955","issn":["1687-3955","1687-3963"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Embedded Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.384.8693","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.384.8693","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://jes.eurasipjournals.com/content/pdf/1687-3963-2007-041867.pdf","raw_type":"text"},{"id":"pmh:oai:doaj.org/article:605037d28ef84a7980d027e64b727c71","is_oa":false,"landing_page_url":"https://doaj.org/article/605037d28ef84a7980d027e64b727c71","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"EURASIP Journal on Embedded Systems, Vol 2007 (2007)","raw_type":"article"},{"id":"pmh:oai:drops-oai.dagstuhl.de:741","is_oa":true,"landing_page_url":"https://drops.dagstuhl.de/entities/document/10.4230/DagSemProc.06141.12","pdf_url":null,"source":{"id":"https://openalex.org/S4377196569","display_name":"DROPS (Schloss Dagstuhl \u2013 Leibniz Center for Informatics)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2799853480","host_organization_name":"Schloss Dagstuhl \u2013 Leibniz Center for Informatics","host_organization_lineage":["https://openalex.org/I2799853480"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"InProceedings"},{"id":"doi:10.4230/dagsemproc.06141.12","is_oa":true,"landing_page_url":"https://doi.org/10.4230/dagsemproc.06141.12","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"JournalArticle"}],"best_oa_location":{"id":"pmh:oai:drops-oai.dagstuhl.de:741","is_oa":true,"landing_page_url":"https://drops.dagstuhl.de/entities/document/10.4230/DagSemProc.06141.12","pdf_url":null,"source":{"id":"https://openalex.org/S4377196569","display_name":"DROPS (Schloss Dagstuhl \u2013 Leibniz Center for Informatics)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2799853480","host_organization_name":"Schloss Dagstuhl \u2013 Leibniz Center for Informatics","host_organization_lineage":["https://openalex.org/I2799853480"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"InProceedings"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W128711495","https://openalex.org/W261486560","https://openalex.org/W1502273719","https://openalex.org/W1523051745","https://openalex.org/W1524957862","https://openalex.org/W1527092376","https://openalex.org/W1535397071","https://openalex.org/W1555458504","https://openalex.org/W1559962279","https://openalex.org/W1575153928","https://openalex.org/W1581705699","https://openalex.org/W1587494897","https://openalex.org/W1823959354","https://openalex.org/W1830202293","https://openalex.org/W2067446923","https://openalex.org/W2079543149","https://openalex.org/W2082193796","https://openalex.org/W2097869799","https://openalex.org/W2101497050","https://openalex.org/W2115788285","https://openalex.org/W2116094656","https://openalex.org/W2116345141","https://openalex.org/W2122942724","https://openalex.org/W2128314562","https://openalex.org/W2130950765","https://openalex.org/W2135660453","https://openalex.org/W2138840350","https://openalex.org/W2155071901","https://openalex.org/W2158538599","https://openalex.org/W2159189019","https://openalex.org/W2161355881","https://openalex.org/W2170053425","https://openalex.org/W2275304190","https://openalex.org/W2418480432"],"related_works":["https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2570254841","https://openalex.org/W2129019972","https://openalex.org/W2038220260","https://openalex.org/W1967938402","https://openalex.org/W2742986847"],"abstract_inverted_index":{"This":[0,10],"paper":[1],"presents":[2],"a":[3,15,42,61,83,93,124,155,199,216,234,245,273],"method":[4],"of":[5,54,63,92,104,119,135,141,148,169,211,227,236,266],"constructing":[6],"pre-routed":[7,170,241],"FPGA":[8,66,136,150],"cores.":[9,127],"lays":[11],"the":[12,39,112,120,132,142,163,167,173,209,212,225,240,253,279],"foundations":[13],"for":[14,56,99,263,285,292],"rapid":[16],"system":[17,57,125,231,274],"construction":[18,58],"framework.":[19,32],"There":[20],"are":[21,69,109,260],"two":[22],"major":[23],"challenges":[24],"that":[25,82,157,206,214],"need":[26],"to":[27,37,49,122,160,177,187,197,271],"be":[28],"considered":[29],"by":[30,75],"this":[31,220],"The":[33,45,101,145,191],"first":[34],"is":[35,47,152,158],"how":[36,48,162],"manage":[38],"wires":[40,213],"crossing":[41],"core\u2019s":[43,217],"borders.":[44],"second":[46],"maintain":[50],"an":[51],"acceptable":[52],"level":[53],"flexibility":[55,116],"with":[59],"only":[60,244],"minimum":[62],"overhead.":[64],"Typical":[65],"based":[67],"systems":[68,238,264],"built":[70],"up":[71],"from":[72],"cores":[73,94,137,171,277],"developed":[74],"multiple":[76],"third":[77],"parties.":[78],"Each":[79],"compilation":[80,134],"step":[81,140],"developer":[84],"performs":[85],"before":[86],"delivery":[87],"adds":[88],"value":[89],"in":[90,114,154,248,296],"terms":[91],"performance,":[95],"predictability":[96],"and":[97,117,172,184,202,257,281,288],"readiness":[98],"purpose.":[100],"perceived":[102],"advantages":[103],"full":[105],"independent":[106,133,276],"core":[107],"development":[108],"weighed":[110],"against":[111],"loss":[113],"placement":[115,183,280],"elimination":[118],"opportunities":[121,291],"optimise":[123],"across":[126],"Few":[128],"existing":[129],"methodologies":[130],"allow":[131],"through":[138],"every":[139],"design":[143,192],"flow.":[144],"wire":[146,174,200,250],"detail":[147],"modern":[149],"architectures":[151],"captured":[153],"model":[156],"used":[159],"analyse":[161],"interconnect":[164],"architecture":[165],"effects":[166],"shape":[168],"bandwidth":[175],"available":[176],"interfaces.":[178],"We":[179],"have":[180],"adapted":[181],"academic":[182],"routing":[185,282],"algorithms":[186],"our":[188],"architectural":[189],"model.":[190],"flow":[193],"has":[194],"been":[195],"modified":[196],"include":[198],"policy":[201],"interface":[203],"constraints":[204],"framework":[205],"tightly":[207],"constrains":[208],"use":[210,251,295],"cross":[215],"boundaries.":[218],"Using":[219],"tool":[221],"set":[222,235],"we":[223],"investigate":[224],"effect":[226],"pre-routing":[228],"on":[229],"overall":[230],"optimality.":[232],"Compiling":[233],"example":[237],"using":[239],"approach":[242],"shows":[243],"2%":[246],"increase":[247],"total":[249],"over":[252],"pre-placed":[254],"approach.":[255],"Place":[256],"route":[258],"times":[259],"vastly":[261],"reduced":[262],"composed":[265],"regular":[267],"modules.":[268],"Being":[269],"able":[270],"break":[272],"into":[275],"reduces":[278],"time":[283],"even":[284],"non-regular":[286],"systems,":[287],"will":[289],"open":[290],"its":[293],"possible":[294],"resource":[297],"constrained":[298],"embedded":[299],"systems.":[300]},"counts_by_year":[{"year":2012,"cited_by_count":6}],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2025-10-10T00:00:00"}