{"id":"https://openalex.org/W1988805628","doi":"https://doi.org/10.1155/2001/87048","title":"Random Pattern Testability Enhancement by Circuit Rewiring","display_name":"Random Pattern Testability Enhancement by Circuit Rewiring","publication_year":2000,"publication_date":"2000-09-11","ids":{"openalex":"https://openalex.org/W1988805628","doi":"https://doi.org/10.1155/2001/87048","mag":"1988805628"},"language":"en","primary_location":{"id":"doi:10.1155/2001/87048","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2001/87048","pdf_url":"https://downloads.hindawi.com/archive/2001/087048.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2001/087048.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103429424","display_name":"Shih-Chieh Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shih-Chieh Chang","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi 621"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi 621","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014169230","display_name":"Kwen-Yo Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kwen-Yo Chen","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi 621"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi 621","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041509052","display_name":"Ching-Hwa Cheng","orcid":"https://orcid.org/0000-0003-0587-237X"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Hwa Cheng","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi 621"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi 621","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110090558","display_name":"Wen-Ben Jone","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wen-Ben Jone","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH 45221"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH 45221","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103350095","display_name":"Sunil R. Das","orcid":null},"institutions":[{"id":"https://openalex.org/I153718931","display_name":"University of Ottawa","ror":"https://ror.org/03c4mmv16","country_code":"CA","type":"education","lineage":["https://openalex.org/I153718931"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sunil R. Das","raw_affiliation_strings":["School of Information Technology and Engineering, University of Ottawa, Ottawa, Ontario KIN 6N5"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information Technology and Engineering, University of Ottawa, Ottawa, Ontario KIN 6N5","institution_ids":["https://openalex.org/I153718931"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.1023058,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"12","issue":"4","first_page":"537","last_page":"549"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.8882966041564941},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.8850464820861816},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6187145113945007},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6145835518836975},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5932919979095459},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49024444818496704},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4241718053817749},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37125951051712036},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3279294967651367},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3236197233200073},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.31739404797554016},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18079125881195068}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.8882966041564941},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.8850464820861816},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6187145113945007},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6145835518836975},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5932919979095459},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49024444818496704},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4241718053817749},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37125951051712036},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3279294967651367},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3236197233200073},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.31739404797554016},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18079125881195068},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/2001/87048","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2001/87048","pdf_url":"https://downloads.hindawi.com/archive/2001/087048.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:6195da2ba462417f9669a312cd8048c6","is_oa":false,"landing_page_url":"https://doaj.org/article/6195da2ba462417f9669a312cd8048c6","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI Design, Vol 12, Iss 4, Pp 537-549 (2001)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/2001/87048","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2001/87048","pdf_url":"https://downloads.hindawi.com/archive/2001/087048.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2801212107","display_name":null,"funder_award_id":"A 4750","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"}],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1988805628.pdf","grobid_xml":"https://content.openalex.org/works/W1988805628.grobid-xml"},"referenced_works_count":22,"referenced_works":["https://openalex.org/W260727648","https://openalex.org/W1515082873","https://openalex.org/W1554885925","https://openalex.org/W1581405316","https://openalex.org/W1978303825","https://openalex.org/W2021645550","https://openalex.org/W2038638586","https://openalex.org/W2057339729","https://openalex.org/W2101800224","https://openalex.org/W2151094122","https://openalex.org/W2153163936","https://openalex.org/W2154066710","https://openalex.org/W2162256736","https://openalex.org/W2164897963","https://openalex.org/W2169837676","https://openalex.org/W4231903556","https://openalex.org/W4247308647","https://openalex.org/W4302458519","https://openalex.org/W6630484773","https://openalex.org/W6644814522","https://openalex.org/W6682275814","https://openalex.org/W6682891142"],"related_works":["https://openalex.org/W2157191248","https://openalex.org/W2107525390","https://openalex.org/W2150046587","https://openalex.org/W2164493372","https://openalex.org/W2153086993","https://openalex.org/W2114980936","https://openalex.org/W2118697956","https://openalex.org/W4249526199","https://openalex.org/W2128920253","https://openalex.org/W2164349885"],"abstract_inverted_index":{"Generally,":[0],"there":[1],"exist":[2],"random\u2010pattern":[3],"resistant":[4],"faults":[5],"that":[6],"result":[7],"in":[8,13],"the":[9,27,54,72,83,111],"poor":[10,96],"fault":[11],"coverage":[12],"Build\u2010In":[14],"Self\u2010Testing":[15],"(BIST)":[16],"scheme.":[17],"In":[18],"this":[19],"paper,":[20],"we":[21,69,99],"propose":[22],"a":[23,32,48,95,137],"method":[24],"to":[25,46,90,101,110,154],"enhance":[26,91],"random":[28],"pattern":[29],"testability":[30,73,156],"by":[31,50,105,143],"circuit":[33,37,55,92],"restructuring":[34],"technique,":[35],"called":[36],"rewiring":[38,44,65],".":[39],"The":[40,125],"basic":[41],"idea":[42],"of":[43,62,78],"is":[45,88,140,149],"replace":[47],"wire":[49,52,79,117,138,145],"another":[51,144],"with":[53],"functionality":[56],"remaining":[57],"unchanged.":[58],"For":[59,94],"two":[60],"types":[61],"rewiring,":[63,68],"fanin":[64],"and":[66,113,133],"fanout":[67,109],"first":[70],"analyze":[71],"change":[74],"for":[75],"each":[76],"type":[77],"replacement.":[80],"Based":[81],"on":[82],"analysis,":[84],"an":[85,107,115],"efficient":[86],"algorithm":[87],"given":[89],"testability.":[93],"observability":[97,104],"node,":[98],"try":[100],"increase":[102],"its":[103],"adding":[106],"additional":[108],"node":[112,120],"removing":[114],"alternative":[116],"whose":[118],"source":[119],"has":[121],"relatively":[122],"good":[123],"observability.":[124],"technique":[126],"does":[127],"not":[128],"introduce":[129],"any":[130],"hardware":[131],"overhead":[132],"performance":[134],"degradation":[135],"since":[136],"addition":[139],"followed":[141],"immediately":[142],"removal.":[146],"Thus,":[147],"it":[148],"basically":[150],"cost\u2010free":[151],"when":[152],"compared":[153],"other":[155],"enhancement":[157],"techniques.":[158]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}