{"id":"https://openalex.org/W2034380514","doi":"https://doi.org/10.1155/2001/63230","title":"Efficient Low Power/Low Swing Bus Design Architectures","display_name":"Efficient Low Power/Low Swing Bus Design Architectures","publication_year":2000,"publication_date":"2000-08-03","ids":{"openalex":"https://openalex.org/W2034380514","doi":"https://doi.org/10.1155/2001/63230","mag":"2034380514"},"language":"en","primary_location":{"id":"doi:10.1155/2001/63230","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2001/63230","pdf_url":"https://downloads.hindawi.com/archive/2001/063230.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2001/063230.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020701671","display_name":"Abdoul Rjoub","orcid":"https://orcid.org/0000-0001-8948-8070"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Abdoul Rjoub","raw_affiliation_strings":["VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090802119","display_name":"Odysseas Koufopavlou","orcid":"https://orcid.org/0000-0002-6287-7073"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Odysseas Koufopavlou","raw_affiliation_strings":["VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5020701671"],"corresponding_institution_ids":["https://openalex.org/I174878644"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.11972903,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"12","issue":"3","first_page":"415","last_page":"429"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/repeater","display_name":"Repeater (horology)","score":0.6490602493286133},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.5814200639724731},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.560638427734375},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5420128107070923},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5321962833404541},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5200812220573425},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.4900861978530884},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.488312691450119},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.4808817207813263},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.41038402915000916},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4016914963722229},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.38134443759918213},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.34536224603652954}],"concepts":[{"id":"https://openalex.org/C195545963","wikidata":"https://www.wikidata.org/wiki/Q1469803","display_name":"Repeater (horology)","level":3,"score":0.6490602493286133},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.5814200639724731},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.560638427734375},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5420128107070923},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5321962833404541},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5200812220573425},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.4900861978530884},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.488312691450119},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.4808817207813263},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.41038402915000916},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4016914963722229},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.38134443759918213},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.34536224603652954},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/2001/63230","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2001/63230","pdf_url":"https://downloads.hindawi.com/archive/2001/063230.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/2001/63230","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2001/63230","pdf_url":"https://downloads.hindawi.com/archive/2001/063230.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2034380514.pdf","grobid_xml":"https://content.openalex.org/works/W2034380514.grobid-xml"},"referenced_works_count":19,"referenced_works":["https://openalex.org/W1517445936","https://openalex.org/W1539205701","https://openalex.org/W1539883310","https://openalex.org/W1597620877","https://openalex.org/W1963518082","https://openalex.org/W1967514275","https://openalex.org/W2006097283","https://openalex.org/W2018823985","https://openalex.org/W2121111726","https://openalex.org/W2124999083","https://openalex.org/W2131239505","https://openalex.org/W2133121362","https://openalex.org/W2142761819","https://openalex.org/W2155068447","https://openalex.org/W2155372376","https://openalex.org/W2170265438","https://openalex.org/W2172290836","https://openalex.org/W6641122278","https://openalex.org/W6655156268"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2104885411","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2160067645","https://openalex.org/W2339836056","https://openalex.org/W1811213809"],"abstract_inverted_index":{"Novel":[0],"low\u2010power":[1],"circuits":[2,24,82],"based":[3,38,98],"on":[4,30,39,100],"low":[5,53,70,101],"swing":[6,54,71,102],"voltage":[7,55,72,80,103,114],"technique,":[8,104],"in":[9,47,57,136],"the":[10,48,58,61,69,110,116,120,127,133],"internal":[11],"nodes":[12],"of":[13,20,44,60,112,115,132],"bus":[14],"architectures,":[15],"are":[16,25,28,83,105],"proposed.":[17,84],"Different":[18],"classes":[19],"driver/receiver":[21],"and":[22,119],"repeater":[23,96],"presented.":[26],"They":[27],"implemented":[29],"conventional":[31],"CMOS":[32],"technology.":[33],"The":[34,107,130],"proposed":[35,134],"technique":[36,135],"is":[37,123,139],"inserting":[40],"a":[41],"variable":[42,52],"number":[43],"MOSFET":[45],"transistors":[46,122],"driver":[49,62],"circuits,":[50,97],"causing":[51],"levels":[56],"output":[59],"circuits.":[63],"In":[64,85],"order":[65],"to":[66,73,92,125],"re\u2010pull":[67],"up":[68],"full":[74],"swing,":[75],"innovated":[76],"high\u2010speed,":[77],"crosscoupled":[78],"latch":[79],"receiver":[81],"applications":[86],"having":[87],"high":[88],"load":[89],"capacitance":[90],"due":[91],"long":[93],"interconnections,":[94],"novel":[95],"also":[99,140],"introduced.":[106],"difference":[108],"between":[109],"values":[111],"threshold":[113],"nMOS":[117],"transistor":[118],"pMOS":[121],"exploited":[124],"decrease":[126],"power":[128],"dissipation.":[129],"effect":[131],"noise":[137],"margins":[138],"analysed.":[141]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}