{"id":"https://openalex.org/W2111940513","doi":"https://doi.org/10.1155/2001/47640","title":"CADRE: A Low\u2010power, Low\u2010EMI DSP Architecture for Digital Mobile Phones","display_name":"CADRE: A Low\u2010power, Low\u2010EMI DSP Architecture for Digital Mobile Phones","publication_year":2000,"publication_date":"2000-08-03","ids":{"openalex":"https://openalex.org/W2111940513","doi":"https://doi.org/10.1155/2001/47640","mag":"2111940513"},"language":"en","primary_location":{"id":"doi:10.1155/2001/47640","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2001/47640","pdf_url":"https://downloads.hindawi.com/archive/2001/047640.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2001/047640.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109982457","display_name":"Mike Lewis","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Mike Lewis","raw_affiliation_strings":["AMULET Group, Department of Computer Science, University of Manchester, Oxford Road, Manchester M13 9PL"],"affiliations":[{"raw_affiliation_string":"AMULET Group, Department of Computer Science, University of Manchester, Oxford Road, Manchester M13 9PL","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030853158","display_name":"L.E.M. Brackenbury","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Linda Brackenbury","raw_affiliation_strings":["AMULET Group, Department of Computer Science, University of Manchester, Oxford Road, Manchester M13 9PL"],"affiliations":[{"raw_affiliation_string":"AMULET Group, Department of Computer Science, University of Manchester, Oxford Road, Manchester M13 9PL","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109982457"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":0.4594,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":{"value":0.71003728,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"12","issue":"3","first_page":"333","last_page":"348"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7246686220169067},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6614894866943359},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6260094046592712},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5850678086280823},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5570877194404602},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.5433604717254639},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4532448351383209},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4376709461212158},{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.43479806184768677},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4301323890686035},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.2697597146034241},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1724720299243927},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1531640589237213},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.12820151448249817},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1183941662311554},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.09935009479522705}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7246686220169067},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6614894866943359},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6260094046592712},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5850678086280823},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5570877194404602},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.5433604717254639},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4532448351383209},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4376709461212158},{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.43479806184768677},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4301323890686035},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.2697597146034241},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1724720299243927},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1531640589237213},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.12820151448249817},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1183941662311554},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.09935009479522705},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/2001/47640","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2001/47640","pdf_url":"https://downloads.hindawi.com/archive/2001/047640.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.686.5379","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.686.5379","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://apt.cs.manchester.ac.uk/ftp/pub/apt/papers/cadre_vlsi_design.pdf","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1155/2001/47640","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2001/47640","pdf_url":"https://downloads.hindawi.com/archive/2001/047640.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G2741879548","display_name":null,"funder_award_id":"EPSRC/","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2111940513.pdf","grobid_xml":"https://content.openalex.org/works/W2111940513.grobid-xml"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W1673286831","https://openalex.org/W1816889219","https://openalex.org/W1904984832","https://openalex.org/W1935508356","https://openalex.org/W1993750174","https://openalex.org/W1996485939","https://openalex.org/W2103684670","https://openalex.org/W2107271566","https://openalex.org/W2110473882","https://openalex.org/W2117299791","https://openalex.org/W2120636791","https://openalex.org/W2142463153","https://openalex.org/W2144421219","https://openalex.org/W2145973680","https://openalex.org/W2164228393","https://openalex.org/W2533011813"],"related_works":["https://openalex.org/W86379621","https://openalex.org/W2366287803","https://openalex.org/W2353745161","https://openalex.org/W2389477754","https://openalex.org/W2372034368","https://openalex.org/W2362638177","https://openalex.org/W2486915868","https://openalex.org/W2357936929","https://openalex.org/W2363728261","https://openalex.org/W2111940513"],"abstract_inverted_index":{"Current":[0],"mobile":[1],"phone":[2],"applications":[3],"demand":[4],"high":[5],"performance":[6],"from":[7],"the":[8,30,73,87,103,112,123,127,141],"DSP,":[9],"and":[10,67,117],"future":[11],"generations":[12],"are":[13],"likely":[14],"to":[15,24,98],"require":[16],"even":[17],"greater":[18],"throughput.":[19],"However,":[20],"it":[21],"is":[22,94],"important":[23],"balance":[25],"these":[26,56],"processing":[27],"demands":[28],"against":[29],"requirement":[31],"of":[32,89,114,126],"low":[33,119],"power":[34,61],"consumption":[35],"for":[36,52,96,131,143],"extended":[37],"battery":[38],"lifetime.":[39],"A":[40,64],"novel":[41],"low\u2010power":[42],"digital":[43],"signal":[44],"processor":[45,137],"(DSP)":[46],"architecture":[47,66],"CADRE":[48],"(Configurable":[49],"Asynchronous":[50,105],"DSP":[51],"Reduced":[53],"Energy)":[54],"addresses":[55],"requirements":[57,75],"through":[58],"a":[59,82,132],"multi\u2010level":[60],"reduction":[62],"strategy.":[63],"parallel":[65],"configurable":[68],"compressed":[69],"instruction":[70],"set":[71],"meets":[72],"throughput":[74],"without":[76,111],"excessive":[77],"program":[78],"memory":[79],"bandwidth,":[80],"while":[81],"large":[83],"register":[84],"file":[85],"reduces":[86],"cost":[88],"data":[90],"accesses.":[91],"Sign\u2010magnitude":[92],"representation":[93],"used":[95],"data,":[97],"reduce":[99],"switching":[100],"activity":[101,109],"within":[102],"datapath.":[104],"design":[106,138],"gives":[107,118],"fine\u2010grained":[108],"control":[110],"complexities":[113],"clock":[115],"gating,":[116],"electromagnetic":[120],"interference.":[121],"Finally,":[122],"operational":[124],"model":[125],"target":[128],"application":[129],"allows":[130],"reduced":[133],"interrupt":[134],"structure,":[135],"simplifying":[136],"by":[139],"avoiding":[140],"need":[142],"exact":[144],"exceptions.":[145]},"counts_by_year":[{"year":2023,"cited_by_count":2}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}