{"id":"https://openalex.org/W1989161076","doi":"https://doi.org/10.1155/2001/45324","title":"An Efficient Test Pattern Generation Scheme for an On Chip BIST","display_name":"An Efficient Test Pattern Generation Scheme for an On Chip BIST","publication_year":2000,"publication_date":"2000-09-11","ids":{"openalex":"https://openalex.org/W1989161076","doi":"https://doi.org/10.1155/2001/45324","mag":"1989161076"},"language":"en","primary_location":{"id":"doi:10.1155/2001/45324","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2001/45324","pdf_url":"https://downloads.hindawi.com/archive/2001/045324.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2001/045324.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018782036","display_name":"B. K. S. V. L. Varaprasad","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123732","display_name":"Electronics Design (Estonia)","ror":"https://ror.org/02h25yj48","country_code":"EE","type":"company","lineage":["https://openalex.org/I4210123732"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"B. K. S. V. L. Varaprasad","raw_affiliation_strings":["Micro Electronics Design Facility, Bangalore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Micro Electronics Design Facility, Bangalore","institution_ids":["https://openalex.org/I4210123732"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067392303","display_name":"L.M. Patnaik","orcid":"https://orcid.org/0000-0001-9725-2535"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"L. M. Patnaik","raw_affiliation_strings":["Microprocessor Applications Laboratory, Department of Computer Science and Automation, Bangalore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor Applications Laboratory, Department of Computer Science and Automation, Bangalore","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005842056","display_name":"H. S. Jamadagni","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123732","display_name":"Electronics Design (Estonia)","ror":"https://ror.org/02h25yj48","country_code":"EE","type":"company","lineage":["https://openalex.org/I4210123732"]},{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["EE","IN"],"is_corresponding":false,"raw_author_name":"H. S. Jamadagni","raw_affiliation_strings":["Centre for Electronics Design and Technology, Indian Institute of Science, Bangalore 560 012"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Electronics Design and Technology, Indian Institute of Science, Bangalore 560 012","institution_ids":["https://openalex.org/I4210123732","https://openalex.org/I59270414"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091343211","display_name":"V.K. Agrawal","orcid":"https://orcid.org/0009-0007-8328-3024"},"institutions":[{"id":"https://openalex.org/I1289461252","display_name":"Indian Space Research Organisation","ror":"https://ror.org/00cwrns71","country_code":"IN","type":"government","lineage":["https://openalex.org/I1289461252","https://openalex.org/I3148377317"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V. K. Agrawal","raw_affiliation_strings":["Control Systems Group, ISRO Satellite Centre, Bangalore 560 017"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Control Systems Group, ISRO Satellite Centre, Bangalore 560 017","institution_ids":["https://openalex.org/I1289461252"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.1190822,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"12","issue":"4","first_page":"551","last_page":"562"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.7416496872901917},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7359323501586914},{"id":"https://openalex.org/keywords/linear-feedback-shift-register","display_name":"Linear feedback shift register","score":0.5726102590560913},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5625994205474854},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5368779897689819},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5254147052764893},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5036992430686951},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4914737939834595},{"id":"https://openalex.org/keywords/digital-pattern-generator","display_name":"Digital pattern generator","score":0.4604763090610504},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44032472372055054},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4262332022190094},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.41703706979751587},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.380848228931427},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3757241368293762},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.34931379556655884},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3332296311855316},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3320677578449249},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29332876205444336},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13669705390930176},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.11685037612915039},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10350146889686584}],"concepts":[{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.7416496872901917},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7359323501586914},{"id":"https://openalex.org/C159862308","wikidata":"https://www.wikidata.org/wiki/Q681101","display_name":"Linear feedback shift register","level":4,"score":0.5726102590560913},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5625994205474854},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5368779897689819},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5254147052764893},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5036992430686951},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4914737939834595},{"id":"https://openalex.org/C151346624","wikidata":"https://www.wikidata.org/wiki/Q5276129","display_name":"Digital pattern generator","level":3,"score":0.4604763090610504},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44032472372055054},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4262332022190094},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.41703706979751587},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.380848228931427},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3757241368293762},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.34931379556655884},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3332296311855316},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3320677578449249},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29332876205444336},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13669705390930176},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.11685037612915039},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10350146889686584},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/2001/45324","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2001/45324","pdf_url":"https://downloads.hindawi.com/archive/2001/045324.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/2001/45324","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2001/45324","pdf_url":"https://downloads.hindawi.com/archive/2001/045324.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1989161076.pdf","grobid_xml":"https://content.openalex.org/works/W1989161076.grobid-xml"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W1480210121","https://openalex.org/W1539883310","https://openalex.org/W2005588915","https://openalex.org/W2102412126","https://openalex.org/W2111839406","https://openalex.org/W2147563705","https://openalex.org/W2148517763","https://openalex.org/W2168023632","https://openalex.org/W2180619841","https://openalex.org/W2279353332","https://openalex.org/W3146394386","https://openalex.org/W4205543627","https://openalex.org/W4302399279","https://openalex.org/W4302458519","https://openalex.org/W6783737802"],"related_works":["https://openalex.org/W2101477403","https://openalex.org/W2104563825","https://openalex.org/W2761125259","https://openalex.org/W2184933991","https://openalex.org/W2188176208","https://openalex.org/W2119351822","https://openalex.org/W2080947141","https://openalex.org/W4288754393","https://openalex.org/W2118970729","https://openalex.org/W2761883387"],"abstract_inverted_index":{"Testing":[0],"and":[1,20,23,35,106,133],"power":[2,27,109],"consumption":[3,110],"are":[4],"becoming":[5],"two":[6],"critical":[7],"issues":[8],"in":[9,69],"VLSI":[10,18,53],"design":[11],"due":[12],"to":[13,125],"the":[14,78,91,127],"growing":[15],"complexity":[16],"of":[17,25,80,146],"circuits":[19],"remarkable":[21],"success":[22],"growth":[24],"low":[26,108],"applications":[28],"(":[29,138],"viz":[30],".":[31],"portable":[32],"consumer":[33],"electronics":[34],"space":[36],"applications).":[37],"On":[38,57],"chip":[39],"Built":[40],"In":[41],"Self":[42],"Test":[43,64,148],"(BIST)":[44],"is":[45],"a":[46,73,81,98,147],"cost\u2010effective":[47,63],"test":[48],"methodology":[49,75],"for":[50,120,144],"highly":[51],"complex":[52],"devices":[54],"like":[55],"Systems":[56],"Chip.":[58],"This":[59],"paper":[60],"deals":[61],"with":[62],"Pattern":[65,149],"Generation":[66],"(TPG)":[67],"schemes":[68],"BIST.":[70],"We":[71,122],"present":[72],"novel":[74],"based":[76],"on":[77],"use":[79],"suitable":[82],"Linear":[83],"Feedback":[84],"Shift":[85],"Register":[86],"(LFSR)":[87],"which":[88],"cycles":[89],"through":[90],"required":[92],"sequences":[93],"(test":[94],"vectors)":[95],"aiming":[96],"at":[97],"desired":[99],"fault":[100],"coverage":[101],"causing":[102],"minimum":[103],"circuit":[104,117],"toggling":[105],"hence":[107],"while":[111],"testing.":[112],"The":[113],"proposed":[114],"technique":[115],"uses":[116],"simulation":[118],"data":[119],"modeling.":[121],"show":[123],"how":[124],"identify":[126],"LFSR":[128],"using":[129],"graph":[130],"theory":[131],"techniques":[132],"compute":[134],"its":[135,141],"feedback":[136],"coefficients":[137],"i.e.":[139],",":[140],"characteristic":[142],"polynomial)":[143],"realization":[145],"Generator.":[150]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2026-08-15T07:11:24.734988","created_date":"2025-10-10T00:00:00"}