{"id":"https://openalex.org/W2001551353","doi":"https://doi.org/10.1155/2000/72812","title":"Design and Analysis of Digital Ratioed Compressors for Inner Product Processing","display_name":"Design and Analysis of Digital Ratioed Compressors for Inner Product Processing","publication_year":1999,"publication_date":"1999-09-10","ids":{"openalex":"https://openalex.org/W2001551353","doi":"https://doi.org/10.1155/2000/72812","mag":"2001551353"},"language":"en","primary_location":{"id":"doi:10.1155/2000/72812","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2000/72812","pdf_url":"https://downloads.hindawi.com/archive/2000/072812.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2000/072812.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077220045","display_name":"Chua\u2010Chin Wang","orcid":"https://orcid.org/0000-0002-2426-2879"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chua-Chin Wang","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-Sen University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-Sen University","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091460546","display_name":"Chenn\u2010Jung Huang","orcid":"https://orcid.org/0000-0002-0174-0831"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chenn-Jung Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-Sen University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-Sen University","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026641331","display_name":"Po-Ming Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Ming Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-Sen University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-Sen University","institution_ids":["https://openalex.org/I142974352"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5077220045"],"corresponding_institution_ids":["https://openalex.org/I142974352"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11494253,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":"4","first_page":"353","last_page":"361"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.6887471675872803},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.6452869176864624},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6439470052719116},{"id":"https://openalex.org/keywords/gas-compressor","display_name":"Gas compressor","score":0.6042636632919312},{"id":"https://openalex.org/keywords/product","display_name":"Product (mathematics)","score":0.5792714357376099},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5385163426399231},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5063198804855347},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.500922679901123},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.49217382073402405},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.4245259165763855},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3961687684059143},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.2072841227054596},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18135011196136475},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16823455691337585},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16176056861877441},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1024368405342102},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.06260901689529419}],"concepts":[{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.6887471675872803},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.6452869176864624},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6439470052719116},{"id":"https://openalex.org/C131097465","wikidata":"https://www.wikidata.org/wiki/Q178898","display_name":"Gas compressor","level":2,"score":0.6042636632919312},{"id":"https://openalex.org/C90673727","wikidata":"https://www.wikidata.org/wiki/Q901718","display_name":"Product (mathematics)","level":2,"score":0.5792714357376099},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5385163426399231},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5063198804855347},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.500922679901123},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.49217382073402405},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4245259165763855},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3961687684059143},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2072841227054596},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18135011196136475},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16823455691337585},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16176056861877441},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1024368405342102},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.06260901689529419},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1155/2000/72812","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2000/72812","pdf_url":"https://downloads.hindawi.com/archive/2000/072812.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:6af461e1db7c42ceb89a487eada2a0e8","is_oa":true,"landing_page_url":"https://doaj.org/article/6af461e1db7c42ceb89a487eada2a0e8","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI Design, Vol 11, Iss 4, Pp 353-361 (2000)","raw_type":"article"},{"id":"pmh:oai:doaj.org/article:987b3e5db6e74e07af7fc2432e0625cb","is_oa":true,"landing_page_url":"https://doaj.org/article/987b3e5db6e74e07af7fc2432e0625cb","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI Design, Vol 11, Iss 4, Pp 353-361 (2000)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/2000/72812","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2000/72812","pdf_url":"https://downloads.hindawi.com/archive/2000/072812.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2799977627","display_name":null,"funder_award_id":"88-2219-E-110-001","funder_id":"https://openalex.org/F4320321040","funder_display_name":"National Science Council"},{"id":"https://openalex.org/G3832168220","display_name":null,"funder_award_id":"NSC 88-2219-E-110-001","funder_id":"https://openalex.org/F4320321040","funder_display_name":"National Science Council"}],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2001551353.pdf","grobid_xml":"https://content.openalex.org/works/W2001551353.grobid-xml"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W1968766850","https://openalex.org/W2108971405","https://openalex.org/W2125425752","https://openalex.org/W2138134203","https://openalex.org/W2140958423","https://openalex.org/W2142678057","https://openalex.org/W2150090234","https://openalex.org/W2294732407","https://openalex.org/W6680351007","https://openalex.org/W6681435470","https://openalex.org/W6681801754","https://openalex.org/W6697070539"],"related_works":["https://openalex.org/W2793180915","https://openalex.org/W3011443213","https://openalex.org/W2022544890","https://openalex.org/W2386495035","https://openalex.org/W1582047458","https://openalex.org/W2394097730","https://openalex.org/W1514266315","https://openalex.org/W2071291085","https://openalex.org/W1490628945","https://openalex.org/W2115529833"],"abstract_inverted_index":{"Inner":[0],"product":[1,16,29,104],"calculations":[2],"are":[3,41],"often":[4],"required":[5],"in":[6,49,97],"digital":[7,38,98],"neural":[8],"computing.":[9],"The":[10,68],"critical":[11,51],"path":[12],"of":[13,17,59,78,101],"the":[14,22,45,50,54,79,92,102],"inner":[15,103],"two":[18,34],"binary":[19],"vectors":[20],"is":[21,64],"carry":[23,46,55],"propagation":[24,47,56],"delay":[25,48,57],"generated":[26],"from":[27],"individual":[28],"terms.":[30],"In":[31],"this":[32],"work,":[33],"architectures":[35],"to":[36,43],"arrange":[37],"ratioed":[39],"compressors":[40],"presented":[42],"reduce":[44],"path.":[52],"Besides,":[53],"estimation":[58],"these":[60],"compressor":[61,80],"building":[62,81,94],"blocks":[63,82,95],"derived":[65],"and":[66,71],"compared.":[67],"theoretical":[69],"analysis":[70],"Verilog":[72],"simulation":[73],"both":[74],"indicate":[75],"that":[76],"one":[77],"we":[83],"present":[84],"here":[85],"might":[86],"offer":[87],"a":[88],"sub\u2010optimal":[89],"solution":[90],"for":[91],"basic":[93],"used":[96],"hardware":[99],"realization":[100],"computation.":[105]},"counts_by_year":[],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}