{"id":"https://openalex.org/W2089448639","doi":"https://doi.org/10.1155/2000/60904","title":"Configurable 2\u2010D Linear Feedback Shift Registers for VLSI Built\u2010in Self\u2010test Designs","display_name":"Configurable 2\u2010D Linear Feedback Shift Registers for VLSI Built\u2010in Self\u2010test Designs","publication_year":1999,"publication_date":"1999-10-13","ids":{"openalex":"https://openalex.org/W2089448639","doi":"https://doi.org/10.1155/2000/60904","mag":"2089448639"},"language":"en","primary_location":{"id":"doi:10.1155/2000/60904","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2000/60904","pdf_url":"https://downloads.hindawi.com/archive/2000/060904.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2000/060904.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064237316","display_name":"Chien\u2010In Henry Chen","orcid":"https://orcid.org/0000-0002-2304-7237"},"institutions":[{"id":"https://openalex.org/I19648265","display_name":"Wright State University","ror":"https://ror.org/04qk6pt94","country_code":"US","type":"education","lineage":["https://openalex.org/I19648265"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chien-In Henry Chen","raw_affiliation_strings":["Department of Electrical Engineering, Wright State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Wright State University","institution_ids":["https://openalex.org/I19648265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037482637","display_name":"Yingjie Zhou","orcid":"https://orcid.org/0000-0002-1129-0213"},"institutions":[{"id":"https://openalex.org/I19648265","display_name":"Wright State University","ror":"https://ror.org/04qk6pt94","country_code":"US","type":"education","lineage":["https://openalex.org/I19648265"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yingjie Zhou","raw_affiliation_strings":["Department of Electrical Engineering, Wright State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Wright State University","institution_ids":["https://openalex.org/I19648265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I19648265"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16500365,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":"2","first_page":"149","last_page":"159"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/linear-feedback-shift-register","display_name":"Linear feedback shift register","score":0.8244507312774658},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.7413970828056335},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.7030794620513916},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.692947268486023},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6808222532272339},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5920920372009277},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5884984135627747},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.5784739851951599},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5486286282539368},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.5225988030433655},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5002989768981934},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4886327385902405},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.484063059091568},{"id":"https://openalex.org/keywords/digital-pattern-generator","display_name":"Digital pattern generator","score":0.4660343527793884},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.335663378238678},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32944145798683167},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2669161856174469},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17954838275909424},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.17092964053153992},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10724309086799622},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.0692673921585083},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06004568934440613},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.04995289444923401}],"concepts":[{"id":"https://openalex.org/C159862308","wikidata":"https://www.wikidata.org/wiki/Q681101","display_name":"Linear feedback shift register","level":4,"score":0.8244507312774658},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.7413970828056335},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.7030794620513916},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.692947268486023},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6808222532272339},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5920920372009277},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5884984135627747},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.5784739851951599},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5486286282539368},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.5225988030433655},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5002989768981934},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4886327385902405},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.484063059091568},{"id":"https://openalex.org/C151346624","wikidata":"https://www.wikidata.org/wiki/Q5276129","display_name":"Digital pattern generator","level":3,"score":0.4660343527793884},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.335663378238678},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32944145798683167},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2669161856174469},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17954838275909424},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.17092964053153992},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10724309086799622},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0692673921585083},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06004568934440613},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.04995289444923401},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/2000/60904","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2000/60904","pdf_url":"https://downloads.hindawi.com/archive/2000/060904.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/2000/60904","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2000/60904","pdf_url":"https://downloads.hindawi.com/archive/2000/060904.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2089448639.pdf","grobid_xml":"https://content.openalex.org/works/W2089448639.grobid-xml"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W260727648","https://openalex.org/W2104563825","https://openalex.org/W2105377767","https://openalex.org/W2115544891","https://openalex.org/W2118767489","https://openalex.org/W2122857933","https://openalex.org/W2125837930","https://openalex.org/W2127181941","https://openalex.org/W2133288230","https://openalex.org/W2135931142","https://openalex.org/W2138530143","https://openalex.org/W2144792149","https://openalex.org/W4230587734","https://openalex.org/W4232053448","https://openalex.org/W4297159816","https://openalex.org/W6680042322"],"related_works":["https://openalex.org/W2101477403","https://openalex.org/W2104563825","https://openalex.org/W2184933991","https://openalex.org/W2188176208","https://openalex.org/W2119351822","https://openalex.org/W2761125259","https://openalex.org/W2080947141","https://openalex.org/W4288754393","https://openalex.org/W2118970729","https://openalex.org/W2761883387"],"abstract_inverted_index":{"Recently":[0],"a":[1,20,48,62,69,75],"multiple\u2010sequence":[2],"test":[3,24,79,86,98],"generator":[4,17,88,99],"was":[5],"presented":[6],"based":[7],"on":[8],"two\u2010dimensional":[9],"linear":[10],"feedback":[11],"shift":[12],"registers":[13],"(2\u2010D":[14],"LFSR).":[15],"This":[16],"can":[18,42],"generate":[19,43],"set":[21,70,77],"of":[22,71,78,95],"precomputed":[23],"vectors":[25,80],"obtained":[26],"by":[27],"an":[28,56],"ATPG":[29],"tool":[30],"for":[31],"detecting":[32,81],"random\u2010pattern\u2010resistant":[33],"faults":[34,73],"and":[35,74],"particular":[36],"hard\u2010to\u2010detect":[37],"faults.":[38],"In":[39,51],"addition,":[40],"it":[41],"better":[44],"random":[45],"patterns":[46],"than":[47],"conventional":[49],"LFSR.":[50],"this":[52,97],"paper":[53],"we":[54],"describe":[55],"optimized":[57],"BIST":[58],"scheme":[59],"which":[60],"has":[61],"configurable":[63],"2\u2010D":[64,114],"LFSR":[65,115],"structure.":[66],"Starting":[67],"from":[68],"stuck\u2010at":[72],"corresponding":[76,85],"these":[82],"faults,":[83],"the":[84,106],"pattern":[87],"is":[89,100,109],"determined":[90],"automatically.":[91],"A":[92],"synthesis":[93],"procedure":[94],"designing":[96],"presented.":[101],"Experimental":[102],"results":[103],"show":[104],"that":[105],"hardware":[107],"overhead":[108],"considerably":[110],"reduced":[111],"compared":[112],"with":[113],"generators.":[116]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}