{"id":"https://openalex.org/W2051547037","doi":"https://doi.org/10.1155/2000/57240","title":"\u03bdMOS\u2010based Sorter for Arithmetic Applications","display_name":"\u03bdMOS\u2010based Sorter for Arithmetic Applications","publication_year":1999,"publication_date":"1999-11-22","ids":{"openalex":"https://openalex.org/W2051547037","doi":"https://doi.org/10.1155/2000/57240","mag":"2051547037"},"language":"en","primary_location":{"id":"doi:10.1155/2000/57240","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2000/57240","pdf_url":"https://downloads.hindawi.com/archive/2000/057240.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2000/057240.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026574215","display_name":"Esther Rodriguez\u2013Villegas","orcid":"https://orcid.org/0000-0003-1957-2044"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210110387","display_name":"Microelectronica (Romania)","ror":"https://ror.org/01keak954","country_code":"RO","type":"company","lineage":["https://openalex.org/I4210110387"]},{"id":"https://openalex.org/I4210147934","display_name":"Centro Nacional de Microelectr\u00f3nica","ror":"https://ror.org/03ycqrz18","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210147934"]}],"countries":["ES","RO"],"is_corresponding":false,"raw_author_name":"E. Rodr\u00edguez-Villegas","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla, Centro Nacional de Microelectr\u00f3nica, Edif. CICA, Avda. Reina Mercedes s/n"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, Centro Nacional de Microelectr\u00f3nica, Edif. CICA, Avda. Reina Mercedes s/n","institution_ids":["https://openalex.org/I4210110387","https://openalex.org/I4210147934","https://openalex.org/I4210104545"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031060766","display_name":"M.J. Avedillo","orcid":"https://orcid.org/0000-0002-8345-8441"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210110387","display_name":"Microelectronica (Romania)","ror":"https://ror.org/01keak954","country_code":"RO","type":"company","lineage":["https://openalex.org/I4210110387"]},{"id":"https://openalex.org/I4210147934","display_name":"Centro Nacional de Microelectr\u00f3nica","ror":"https://ror.org/03ycqrz18","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210147934"]}],"countries":["ES","RO"],"is_corresponding":false,"raw_author_name":"M. J. Avedillo","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla, Centro Nacional de Microelectr\u00f3nica, Edif. CICA, Avda. Reina Mercedes s/n"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, Centro Nacional de Microelectr\u00f3nica, Edif. CICA, Avda. Reina Mercedes s/n","institution_ids":["https://openalex.org/I4210110387","https://openalex.org/I4210147934","https://openalex.org/I4210104545"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114376210","display_name":"J.M. Quintana","orcid":"https://orcid.org/0000-0003-1479-0050"},"institutions":[{"id":"https://openalex.org/I4210147934","display_name":"Centro Nacional de Microelectr\u00f3nica","ror":"https://ror.org/03ycqrz18","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210147934"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210110387","display_name":"Microelectronica (Romania)","ror":"https://ror.org/01keak954","country_code":"RO","type":"company","lineage":["https://openalex.org/I4210110387"]}],"countries":["ES","RO"],"is_corresponding":true,"raw_author_name":"J. M. Quintana","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla, Centro Nacional de Microelectr\u00f3nica, Edif. CICA, Avda. Reina Mercedes s/n","Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM, Universidad de Sevilla. Edif. CICA, Avda. Reina Mercedes s/n"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, Centro Nacional de Microelectr\u00f3nica, Edif. CICA, Avda. Reina Mercedes s/n","institution_ids":["https://openalex.org/I4210110387","https://openalex.org/I4210147934","https://openalex.org/I4210104545"]},{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM, Universidad de Sevilla. Edif. CICA, Avda. Reina Mercedes s/n","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073688627","display_name":"Gloria Huertas","orcid":"https://orcid.org/0000-0001-5851-2576"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210110387","display_name":"Microelectronica (Romania)","ror":"https://ror.org/01keak954","country_code":"RO","type":"company","lineage":["https://openalex.org/I4210110387"]},{"id":"https://openalex.org/I4210147934","display_name":"Centro Nacional de Microelectr\u00f3nica","ror":"https://ror.org/03ycqrz18","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210147934"]}],"countries":["ES","RO"],"is_corresponding":false,"raw_author_name":"G. Huertas","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla, Centro Nacional de Microelectr\u00f3nica, Edif. CICA, Avda. Reina Mercedes s/n"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, Centro Nacional de Microelectr\u00f3nica, Edif. CICA, Avda. Reina Mercedes s/n","institution_ids":["https://openalex.org/I4210110387","https://openalex.org/I4210147934","https://openalex.org/I4210104545"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066990447","display_name":"A. Rueda","orcid":"https://orcid.org/0000-0003-4564-9359"},"institutions":[{"id":"https://openalex.org/I4210110387","display_name":"Microelectronica (Romania)","ror":"https://ror.org/01keak954","country_code":"RO","type":"company","lineage":["https://openalex.org/I4210110387"]},{"id":"https://openalex.org/I4210147934","display_name":"Centro Nacional de Microelectr\u00f3nica","ror":"https://ror.org/03ycqrz18","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210147934"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES","RO"],"is_corresponding":false,"raw_author_name":"A. Rueda","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla, Centro Nacional de Microelectr\u00f3nica, Edif. CICA, Avda. Reina Mercedes s/n"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, Centro Nacional de Microelectr\u00f3nica, Edif. CICA, Avda. Reina Mercedes s/n","institution_ids":["https://openalex.org/I4210110387","https://openalex.org/I4210147934","https://openalex.org/I4210104545"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5114376210"],"corresponding_institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I4210110387","https://openalex.org/I4210147934","https://openalex.org/I79238269"],"apc_list":null,"apc_paid":null,"fwci":0.4695,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66802491,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":"2","first_page":"129","last_page":"136"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.748131513595581},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6256062984466553},{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.6252055168151855},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6177709698677063},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5933497548103333},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.569705605506897},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5485629439353943},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4823410212993622},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4281593859195709},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41093724966049194},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3713815212249756},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3223099708557129},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23875519633293152},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23745760321617126},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16683664917945862},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11938798427581787},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09186387062072754}],"concepts":[{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.748131513595581},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6256062984466553},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.6252055168151855},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6177709698677063},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5933497548103333},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.569705605506897},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5485629439353943},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4823410212993622},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4281593859195709},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41093724966049194},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3713815212249756},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3223099708557129},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23875519633293152},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23745760321617126},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16683664917945862},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11938798427581787},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09186387062072754},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1155/2000/57240","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2000/57240","pdf_url":"https://downloads.hindawi.com/archive/2000/057240.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:digital.csic.es:10261/85110","is_oa":true,"landing_page_url":"http://hdl.handle.net/10261/85110","pdf_url":null,"source":{"id":"https://openalex.org/S4306400616","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Art\u00edculo"},{"id":"pmh:oai:dnet:idus________::bcf3e6d1fcfaecb3715ee40590b7d2c9","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/76361","pdf_url":null,"source":{"id":"https://openalex.org/S4306402641","display_name":"LA Referencia (Red Federada de Repositorios Institucionales de Publicaciones Cient\u00edficas)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4383465926","host_organization_name":"LA Referencia","host_organization_lineage":["https://openalex.org/I4383465926"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:doaj.org/article:f372e914c5644c65acf18131962f849e","is_oa":true,"landing_page_url":"https://doaj.org/article/f372e914c5644c65acf18131962f849e","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI Design, Vol 11, Iss 2, Pp 129-136 (2000)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/2000/57240","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2000/57240","pdf_url":"https://downloads.hindawi.com/archive/2000/057240.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2051547037.pdf","grobid_xml":"https://content.openalex.org/works/W2051547037.grobid-xml"},"referenced_works_count":8,"referenced_works":["https://openalex.org/W1662824729","https://openalex.org/W2100567790","https://openalex.org/W2120011905","https://openalex.org/W2141389982","https://openalex.org/W2152142824","https://openalex.org/W2160142098","https://openalex.org/W6680874277","https://openalex.org/W6682678716"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W4312888585","https://openalex.org/W3212668432","https://openalex.org/W2533938775"],"abstract_inverted_index":{"The":[0],"capabilities":[1],"of":[2,45,65,81],"the":[3,36],"conceptual":[4],"link":[5],"between":[6],"threshold":[7],"gates":[8],"and":[9,26,75],"sorting":[10],"networks":[11],"are":[12,54],"explored":[13],"by":[14,56],"implementing":[15],"some":[16],"arithmetic":[17],"demonstrators.":[18],"In":[19],"particular,":[20],"both":[21,62],"an":[22,63],"(8":[23],"\u00d7":[24],"8)\u2010multiplier":[25],"a":[27,33,72,78,85,91],"(15,":[28],"4)":[29],"counter":[30,82],"which":[31,83],"use":[32],"sorter":[34],"as":[35,49],"main":[37],"building":[38],"block":[39],"have":[40],"been":[41],"implemented.":[42],"Traditional":[43],"disadvantages":[44],"binary":[46],"sorters":[47],"such":[48],"their":[50],"hardware":[51],"intensive":[52],"nature":[53],"avoided":[55],"using":[57],"\u03bdMOS":[58],"circuits.":[59],"It":[60],"allows":[61],"improving":[64],"previous":[66],"results":[67],"for":[68],"multipliers":[69],"based":[70],"on":[71],"similar":[73],"architecture,":[74],"to":[76,90],"obtain":[77],"new":[79],"type":[80],"shows":[84],"reduced":[86],"delay":[87],"when":[88],"compared":[89],"conventional":[92],"implementation.":[93]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}