{"id":"https://openalex.org/W2062028409","doi":"https://doi.org/10.1155/2000/52658","title":"A Practical Load\u2010optimized VCO Design for Low\u2010jitter 5V 500 MHz Digital Phase\u2010locked Loop","display_name":"A Practical Load\u2010optimized VCO Design for Low\u2010jitter 5V 500 MHz Digital Phase\u2010locked Loop","publication_year":1999,"publication_date":"1999-10-01","ids":{"openalex":"https://openalex.org/W2062028409","doi":"https://doi.org/10.1155/2000/52658","mag":"2062028409"},"language":"en","primary_location":{"id":"doi:10.1155/2000/52658","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2000/52658","pdf_url":"https://downloads.hindawi.com/archive/2000/052658.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2000/052658.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077220045","display_name":"Chua\u2010Chin Wang","orcid":"https://orcid.org/0000-0002-2426-2879"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chua-Chin Wang","raw_affiliation_strings":["Dept. of Electrical Engineering, National Sun Yat-Sen University"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, National Sun Yat-Sen University","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087316621","display_name":"Yu-Tsun Chien","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Tsun Chien","raw_affiliation_strings":["Dept. of Electrical Engineering, National Sun Yat-Sen University"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, National Sun Yat-Sen University","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051599021","display_name":"Ying-Pei Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ying-Pei Chen","raw_affiliation_strings":["Dept. of Electrical Engineering, National Sun Yat-Sen University"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, National Sun Yat-Sen University","institution_ids":["https://openalex.org/I142974352"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5077220045"],"corresponding_institution_ids":["https://openalex.org/I142974352"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15719758,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":"2","first_page":"107","last_page":"113"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.9000561237335205},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8738276958465576},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.822304368019104},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.6778597831726074},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.657519519329071},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6287021636962891},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5866100192070007},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4831671118736267},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37078458070755005},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31813710927963257},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2921730875968933}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.9000561237335205},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8738276958465576},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.822304368019104},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.6778597831726074},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.657519519329071},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6287021636962891},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5866100192070007},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4831671118736267},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37078458070755005},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31813710927963257},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2921730875968933}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/2000/52658","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2000/52658","pdf_url":"https://downloads.hindawi.com/archive/2000/052658.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/2000/52658","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2000/52658","pdf_url":"https://downloads.hindawi.com/archive/2000/052658.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8799999952316284,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2062028409.pdf","grobid_xml":"https://content.openalex.org/works/W2062028409.grobid-xml"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W1496846415","https://openalex.org/W1537374996","https://openalex.org/W1561990762","https://openalex.org/W1597620877","https://openalex.org/W1930562452","https://openalex.org/W1975317045","https://openalex.org/W2107241393","https://openalex.org/W2114953806","https://openalex.org/W2128544353","https://openalex.org/W2175023340","https://openalex.org/W2199886416","https://openalex.org/W6635836536"],"related_works":["https://openalex.org/W2474043983","https://openalex.org/W2374354148","https://openalex.org/W2217043549","https://openalex.org/W1600405202","https://openalex.org/W2544336511","https://openalex.org/W2078513307","https://openalex.org/W2566880546","https://openalex.org/W2976219355","https://openalex.org/W1978186604","https://openalex.org/W2943997861"],"abstract_inverted_index":{"In":[0],"high\u2010speed":[1],"digital":[2,54,117],"systems":[3],"and":[4,73],"high\u2010resolution":[5],"display":[6],"devices,":[7],"the":[8,16,26,60,92,98,111],"jitter":[9,31],"effect":[10],"of":[11,25,29,59,94],"phase\u2010locked":[12],"loops":[13],"(PLL)":[14],"limits":[15],"system":[17],"performance.":[18],"Power":[19],"supply":[20,95],"noise":[21],"coupling":[22],"is":[23,47,83,100],"one":[24],"major":[27],"causes":[28],"PLL":[30,45,112],"problems,":[32],"especially":[33],"with":[34,116],"mixed\u2010signal":[35],"systems.":[36],"The":[37,57,80],"paper":[38],"presents":[39],"a":[40,50,64,68,74],"targeted":[41],"5.0V":[42],"500":[43],"MHz":[44,90],"which":[46],"implemented":[48],"by":[49],"0.6":[51],"um":[52],"1P3M":[53],"CMOS":[55],"technology.":[56],"features":[58],"proposed":[61],"design":[62,108],"include":[63],"load\u2010optimized":[65],"3\u2010stage":[66],"VCO,":[67],"frequency":[69],"limiter":[70],"RC":[71],"circuit,":[72],"ratioed":[75],"VCO":[76],"controlling":[77],"current":[78],"mirror.":[79],"jitter,":[81],"thus,":[82],"reduced":[84],"to":[85,102],"72.693":[86],"ps":[87],"at":[88,91],"600":[89],"presence":[93],"noise,":[96],"while":[97],"sensitivity":[99],"limited":[101],"286.6":[103],"ps/V.":[104],"This":[105],"high\u2010noise":[106],"immunity":[107],"allows":[109],"that":[110],"can":[113],"be":[114],"integrated":[115],"circuits.":[118]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}