{"id":"https://openalex.org/W2043842808","doi":"https://doi.org/10.1155/2000/18189","title":"Delay Time Estimation Model for Large Digital CMOS Circuits","display_name":"Delay Time Estimation Model for Large Digital CMOS Circuits","publication_year":1999,"publication_date":"1999-08-15","ids":{"openalex":"https://openalex.org/W2043842808","doi":"https://doi.org/10.1155/2000/18189","mag":"2043842808"},"language":"en","primary_location":{"id":"doi:10.1155/2000/18189","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2000/18189","pdf_url":"https://downloads.hindawi.com/archive/2000/018189.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2000/018189.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100359369","display_name":"Dong\u2010Wook Kim","orcid":"https://orcid.org/0000-0003-1913-4714"},"institutions":[{"id":"https://openalex.org/I161024014","display_name":"Kwangwoon University","ror":"https://ror.org/02e9zc863","country_code":"KR","type":"education","lineage":["https://openalex.org/I161024014"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Dong-Wook Kim","raw_affiliation_strings":["Dept. Electronic Materials Engineering, Kwangwoon University, 447-1 Wolgye-Dong Nowon-Gu, Seoul 139-701"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. Electronic Materials Engineering, Kwangwoon University, 447-1 Wolgye-Dong Nowon-Gu, Seoul 139-701","institution_ids":["https://openalex.org/I161024014"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021058011","display_name":"Tae-Yong Choi","orcid":"https://orcid.org/0000-0002-4752-849X"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Tae-Yong Choi","raw_affiliation_strings":["System MCU Team, Samsung Electronics Co. Ltd., San 24 Nongseo-Lee Gihung-Eup, Yongin-Si Kyounggi-Do, 449-711"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System MCU Team, Samsung Electronics Co. Ltd., San 24 Nongseo-Lee Gihung-Eup, Yongin-Si Kyounggi-Do, 449-711","institution_ids":["https://openalex.org/I2250650973"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100359369"],"corresponding_institution_ids":["https://openalex.org/I161024014"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.14133149,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"11","issue":"2","first_page":"161","last_page":"173"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.8463543653488159},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.7891189455986023},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7537586688995361},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6581085324287415},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5435199737548828},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5359702110290527},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.47017019987106323},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45187729597091675},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44364091753959656},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4387948215007782},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.433221697807312},{"id":"https://openalex.org/keywords/transistor-model","display_name":"Transistor model","score":0.430009663105011},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.3344694972038269},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31023526191711426},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1900767683982849},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12312006950378418}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.8463543653488159},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.7891189455986023},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7537586688995361},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6581085324287415},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5435199737548828},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5359702110290527},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.47017019987106323},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45187729597091675},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44364091753959656},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4387948215007782},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.433221697807312},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.430009663105011},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.3344694972038269},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31023526191711426},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1900767683982849},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12312006950378418},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/2000/18189","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2000/18189","pdf_url":"https://downloads.hindawi.com/archive/2000/018189.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:6304f1d5fdc44e5885db50f0b87ebaff","is_oa":false,"landing_page_url":"https://doaj.org/article/6304f1d5fdc44e5885db50f0b87ebaff","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI Design, Vol 11, Iss 2, Pp 161-173 (2000)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/2000/18189","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2000/18189","pdf_url":"https://downloads.hindawi.com/archive/2000/018189.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2043842808.pdf","grobid_xml":"https://content.openalex.org/works/W2043842808.grobid-xml"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W276995","https://openalex.org/W1498676940","https://openalex.org/W1502390497","https://openalex.org/W1533614470","https://openalex.org/W1549403103","https://openalex.org/W1565760642","https://openalex.org/W2055510065","https://openalex.org/W2067030827","https://openalex.org/W2108923470","https://openalex.org/W2125844623","https://openalex.org/W2167555604","https://openalex.org/W2172268513","https://openalex.org/W4256656935","https://openalex.org/W6677319835","https://openalex.org/W6685499252"],"related_works":["https://openalex.org/W3015599398","https://openalex.org/W4234364140","https://openalex.org/W2018560541","https://openalex.org/W2188730438","https://openalex.org/W2792778858","https://openalex.org/W1972185800","https://openalex.org/W2157230896","https://openalex.org/W2118902095","https://openalex.org/W2104299165","https://openalex.org/W2035475131"],"abstract_inverted_index":{"Delay":[0],"time":[1],"estimation":[2,30],"in":[3,38],"simulation":[4],"or":[5],"design":[6,11],"verification":[7],"step":[8],"during":[9],"a":[10,28,70,81],"cycle":[12],"has":[13,120],"become":[14],"more":[15,17],"and":[16,66,109,137],"important":[18],"as":[19],"the":[20,41,45,53,57,76,117,121,131,138],"meaning":[21],"of":[22,47,59,69,123,140],"performance":[23],"prediction.":[24],"This":[25,49],"paper":[26],"proposed":[27,118],"delay":[29,82],"model":[31,50,78,83,106,119],"for":[32,84,134],"digital":[33],"CMOS":[34,85],"circuits,":[35],"which":[36,114],"works":[37],"gate\u2010level":[39],"but":[40],"modeling":[42],"process":[43],"includes":[44],"characteristics":[46],"MOSFETs.":[48],"can":[51],"handle":[52],"variation":[54],"according":[55],"to":[56,74,94,130],"kind":[58],"gates,":[60],"input":[61],"transition":[62],"time,":[63],"output":[64],"load(fan\u2010out),":[65],"transistor":[67],"sizes":[68],"gate.":[71],"The":[72,104],"procedure":[73],"find":[75],"general":[77],"was":[79,87,92,107],"that,":[80],"inverter":[86],"extracted":[88],"first,":[89],"then":[90],"it":[91,99],"extended":[93],"other":[95],"gate":[96],"by":[97],"converting":[98],"into":[100],"an":[101],"equivalent":[102],"inverter.":[103],"resulting":[105],"evaluated":[108],"compared":[110],"with":[111],"SPICE":[112,132],"simulation,":[113],"showed":[115],"that":[116],"accuracy":[122],"less":[124],"than":[125,145],"5%":[126],"relative":[127],"error":[128],"rate":[129],"results":[133],"each":[135],"case":[136],"speed":[139],"about":[141],"70":[142],"times":[143],"faster":[144],"SPICE.":[146]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}