{"id":"https://openalex.org/W2035223023","doi":"https://doi.org/10.1155/1999/97179","title":"Signature Analysis for Test Responses of Sequential Circuits","display_name":"Signature Analysis for Test Responses of Sequential Circuits","publication_year":1998,"publication_date":"1998-11-06","ids":{"openalex":"https://openalex.org/W2035223023","doi":"https://doi.org/10.1155/1999/97179","mag":"2035223023"},"language":"en","primary_location":{"id":"doi:10.1155/1999/97179","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1999/97179","pdf_url":"https://downloads.hindawi.com/archive/1999/097179.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1999/097179.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020277419","display_name":"A.P. Stroele","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Albrecht P. Stroele","raw_affiliation_strings":["Institute of Computer Design and Fault Tolerance, University of Karlsruhe, Karlsruhe D-76128"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Design and Fault Tolerance, University of Karlsruhe, Karlsruhe D-76128","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5020277419"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.1340458,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"10","issue":"2","first_page":"127","last_page":"141"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signature","display_name":"Signature (topology)","score":0.8042532205581665},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6994358897209167},{"id":"https://openalex.org/keywords/aliasing","display_name":"Aliasing","score":0.623450756072998},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.568971574306488},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.558902382850647},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5300744771957397},{"id":"https://openalex.org/keywords/spectrum-analyzer","display_name":"Spectrum analyzer","score":0.45442014932632446},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.4310990273952484},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.32680371403694153},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.22828230261802673},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0994342565536499},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0823635458946228}],"concepts":[{"id":"https://openalex.org/C2779696439","wikidata":"https://www.wikidata.org/wiki/Q7512811","display_name":"Signature (topology)","level":2,"score":0.8042532205581665},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6994358897209167},{"id":"https://openalex.org/C4069607","wikidata":"https://www.wikidata.org/wiki/Q868732","display_name":"Aliasing","level":3,"score":0.623450756072998},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.568971574306488},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.558902382850647},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5300744771957397},{"id":"https://openalex.org/C158007255","wikidata":"https://www.wikidata.org/wiki/Q1055222","display_name":"Spectrum analyzer","level":2,"score":0.45442014932632446},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.4310990273952484},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.32680371403694153},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.22828230261802673},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0994342565536499},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0823635458946228},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C136536468","wikidata":"https://www.wikidata.org/wiki/Q1225894","display_name":"Undersampling","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1999/97179","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1999/97179","pdf_url":"https://downloads.hindawi.com/archive/1999/097179.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1999/97179","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1999/97179","pdf_url":"https://downloads.hindawi.com/archive/1999/097179.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2035223023.pdf","grobid_xml":"https://content.openalex.org/works/W2035223023.grobid-xml"},"referenced_works_count":40,"referenced_works":["https://openalex.org/W327215","https://openalex.org/W124688537","https://openalex.org/W299874250","https://openalex.org/W1494604159","https://openalex.org/W2039096162","https://openalex.org/W2054699995","https://openalex.org/W2056476566","https://openalex.org/W2056766301","https://openalex.org/W2058219874","https://openalex.org/W2058610344","https://openalex.org/W2103538449","https://openalex.org/W2105096043","https://openalex.org/W2111667834","https://openalex.org/W2114423399","https://openalex.org/W2122472284","https://openalex.org/W2122966530","https://openalex.org/W2122980701","https://openalex.org/W2123890317","https://openalex.org/W2133998040","https://openalex.org/W2134098352","https://openalex.org/W2134626087","https://openalex.org/W2135129887","https://openalex.org/W2145437722","https://openalex.org/W2147402582","https://openalex.org/W2147486933","https://openalex.org/W2148595516","https://openalex.org/W2153810571","https://openalex.org/W2157082548","https://openalex.org/W2317997851","https://openalex.org/W2543916146","https://openalex.org/W4234278179","https://openalex.org/W6600011832","https://openalex.org/W6607806380","https://openalex.org/W6629615263","https://openalex.org/W6664728231","https://openalex.org/W6676419245","https://openalex.org/W6678727960","https://openalex.org/W6681456277","https://openalex.org/W6682204391","https://openalex.org/W6728968081"],"related_works":["https://openalex.org/W2073265591","https://openalex.org/W2134098352","https://openalex.org/W2133453507","https://openalex.org/W2098279887","https://openalex.org/W2122966530","https://openalex.org/W1593809099","https://openalex.org/W2033960698","https://openalex.org/W2028542473","https://openalex.org/W2101328413","https://openalex.org/W2115073733"],"abstract_inverted_index":{"Many":[0],"test":[1,24,118,134],"schemes":[2],"use":[3],"signature":[4,30,60,94,107],"analyzers":[5],"to":[6,40,48],"compact":[7],"the":[8,28,33,70,88],"responses":[9,25,74],"of":[10,66,85,90],"a":[11,63,93,106,129],"circuit":[12],"under":[13],"test.":[14],"Unfortunately,":[15],"there":[16],"can":[17,125],"be":[18,126],"some":[19],"faulty":[20],"circuits":[21,87],"with":[22,96,109,146],"erroneous":[23],"but":[26],"exactly":[27],"same":[29],"as":[31,128],"in":[32,72,92],"fault\u2010free":[34],"case.":[35],"Hence,":[36],"methods":[37],"are":[38,75,120,138],"required":[39],"determine":[41],"how":[42],"many":[43],"faults":[44,84],"become":[45],"undetectable":[46],"due":[47],"aliasing.":[49],"Whereas":[50],"previous":[51],"work":[52],"concentrated":[53],"on":[54],"combinational":[55],"circuits,":[56,68],"this":[57],"paper":[58],"investigates":[59],"analysis":[61],"for":[62,81,132,141],"wide":[64],"range":[65],"sequential":[67],"where":[69],"errors":[71],"successive":[73],"correlated.":[76],"It":[77],"is":[78,103,114],"shown":[79],"that":[80],"almost":[82],"all":[83],"these":[86],"probability":[89],"aliasing":[91],"analyzer":[95,108],"k":[97],"bits":[98],"asymptotically":[99],"approaches":[100],"2\u2212k":[101],"or":[102],"0":[104],"if":[105],"an":[110],"irreducible":[111],"characteristic":[112],"polynomial":[113],"used":[115,127],"and":[116],"certain":[117],"lengths":[119],"avoided.":[121],"The":[122],"limiting":[123],"value":[124],"good":[130],"approximation":[131],"practical":[133],"lengths.":[135],"These":[136],"results":[137],"particularly":[139],"useful":[140],"advanced":[142],"built\u2010in":[143],"self\u2010test":[144],"techniques":[145],"low":[147],"hardware":[148],"overhead.":[149]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}