{"id":"https://openalex.org/W2047303895","doi":"https://doi.org/10.1155/1999/81698","title":"Accurate Interconnection Length Estimations for Predictions Early in the Design Cycle","display_name":"Accurate Interconnection Length Estimations for Predictions Early in the Design Cycle","publication_year":1998,"publication_date":"1998-11-20","ids":{"openalex":"https://openalex.org/W2047303895","doi":"https://doi.org/10.1155/1999/81698","mag":"2047303895"},"language":"en","primary_location":{"id":"doi:10.1155/1999/81698","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1999/81698","pdf_url":"https://downloads.hindawi.com/archive/1999/081698.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1999/081698.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["University of Ghent, Department of Electronics and Information Systems, St.-Pietersnieuwstraat 41, Gent B-9000"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Ghent, Department of Electronics and Information Systems, St.-Pietersnieuwstraat 41, Gent B-9000","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048590409","display_name":"Jan Van Campenhout","orcid":"https://orcid.org/0000-0002-5910-1442"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Jan Van Campenhout","raw_affiliation_strings":["University of Ghent, Department of Electronics and Information Systems, St.-Pietersnieuwstraat 41, Gent B-9000"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Ghent, Department of Electronics and Information Systems, St.-Pietersnieuwstraat 41, Gent B-9000","institution_ids":["https://openalex.org/I32597200"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5004502321"],"corresponding_institution_ids":["https://openalex.org/I32597200"],"apc_list":null,"apc_paid":null,"fwci":6.858,"has_fulltext":true,"cited_by_count":52,"citation_normalized_percentile":{"value":0.97042316,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":"1","first_page":"1","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.839322566986084},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6068207025527954},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5622541904449463},{"id":"https://openalex.org/keywords/upper-and-lower-bounds","display_name":"Upper and lower bounds","score":0.5607504844665527},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.513542652130127},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.501828670501709},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4323866069316864},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2677268385887146},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10194206237792969},{"id":"https://openalex.org/keywords/mathematical-analysis","display_name":"Mathematical analysis","score":0.0869719386100769},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07417142391204834},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06539225578308105}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.839322566986084},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6068207025527954},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5622541904449463},{"id":"https://openalex.org/C77553402","wikidata":"https://www.wikidata.org/wiki/Q13222579","display_name":"Upper and lower bounds","level":2,"score":0.5607504844665527},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.513542652130127},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.501828670501709},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4323866069316864},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2677268385887146},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10194206237792969},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0869719386100769},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07417142391204834},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06539225578308105},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/1999/81698","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1999/81698","pdf_url":"https://downloads.hindawi.com/archive/1999/081698.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:862e1d2685ff4ad480f95f826fcee4db","is_oa":false,"landing_page_url":"https://doaj.org/article/862e1d2685ff4ad480f95f826fcee4db","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI Design, Vol 10, Iss 1, Pp 1-20 (1999)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/1999/81698","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1999/81698","pdf_url":"https://downloads.hindawi.com/archive/1999/081698.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2047303895.pdf","grobid_xml":"https://content.openalex.org/works/W2047303895.grobid-xml"},"referenced_works_count":27,"referenced_works":["https://openalex.org/W17300854","https://openalex.org/W137005151","https://openalex.org/W1533690373","https://openalex.org/W1568029617","https://openalex.org/W1601539152","https://openalex.org/W1970296212","https://openalex.org/W1990145085","https://openalex.org/W2011786775","https://openalex.org/W2015540924","https://openalex.org/W2024060531","https://openalex.org/W2028954821","https://openalex.org/W2035040561","https://openalex.org/W2055696614","https://openalex.org/W2061114580","https://openalex.org/W2099927598","https://openalex.org/W2102466856","https://openalex.org/W2109786727","https://openalex.org/W2131198957","https://openalex.org/W2142252848","https://openalex.org/W2162908425","https://openalex.org/W2167649597","https://openalex.org/W2168956601","https://openalex.org/W4230034228","https://openalex.org/W4245507261","https://openalex.org/W6647950047","https://openalex.org/W6656506093","https://openalex.org/W6679172569"],"related_works":["https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W4249035840","https://openalex.org/W2766970861","https://openalex.org/W3125341812","https://openalex.org/W1668171714","https://openalex.org/W4380607112","https://openalex.org/W2218294330","https://openalex.org/W1997278405","https://openalex.org/W2347989876"],"abstract_inverted_index":{"Important":[0],"layout":[1],"properties":[2],"of":[3,15,47,92],"electronic":[4],"circuits":[5],"include":[6],"space":[7],"requirements":[8],"and":[9,30],"interconnection":[10,22,41],"lengths.":[11,51],"In":[12],"the":[13,39,45,58,89,93],"process":[14],"designing":[16],"these":[17],"circuits,":[18],"a":[19,62,80],"reliable":[20],"pre\u2010layout":[21],"length":[23,42],"estimation":[24],"is":[25,68],"essential":[26],"for":[27,38,72],"improving":[28],"placement":[29,95],"routing":[31],"techniques.":[32],"Donath":[33],"found":[34],"an":[35],"upper":[36,54],"bound":[37,55],"average":[40,50],"that":[43,77],"follows":[44],"trends":[46],"experimentally":[48],"observed":[49],"Yet,":[52],"this":[53],"deviates":[56],"from":[57],"experimental":[59],"value":[60],"by":[61,85],"factor":[63],"\u03b4":[64],"\u2248":[65],"2,":[66],"which":[67],"not":[69],"sufficiently":[70],"accurate":[71,83],"some":[73],"applications.":[74],"We":[75],"show":[76],"we":[78],"obtain":[79],"significantly":[81],"more":[82],"estimate":[84],"taking":[86],"into":[87],"account":[88],"inherent":[90],"features":[91],"optimal":[94],"process.":[96]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}