{"id":"https://openalex.org/W2126931937","doi":"https://doi.org/10.1155/1999/62801","title":"Memory Chips with Adjustable Configurations","display_name":"Memory Chips with Adjustable Configurations","publication_year":1998,"publication_date":"1998-10-20","ids":{"openalex":"https://openalex.org/W2126931937","doi":"https://doi.org/10.1155/1999/62801","mag":"2126931937"},"language":"en","primary_location":{"id":"doi:10.1155/1999/62801","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1999/62801","pdf_url":"http://downloads.hindawi.com/archive/1999/062801.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"http://downloads.hindawi.com/archive/1999/062801.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068885069","display_name":"Lizy K. John","orcid":"https://orcid.org/0000-0002-8747-5214"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Lizy Kurian John","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Austin"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Austin","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5068885069"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17086805,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":"2","first_page":"203","last_page":"215"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6975058913230896},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5376125574111938},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.36509695649147034}],"concepts":[{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6975058913230896},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5376125574111938},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.36509695649147034}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1999/62801","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1999/62801","pdf_url":"http://downloads.hindawi.com/archive/1999/062801.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1999/62801","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1999/62801","pdf_url":"http://downloads.hindawi.com/archive/1999/062801.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2126931937.pdf","grobid_xml":"https://content.openalex.org/works/W2126931937.grobid-xml"},"referenced_works_count":19,"referenced_works":["https://openalex.org/W71953811","https://openalex.org/W1539809939","https://openalex.org/W1584049700","https://openalex.org/W1597088765","https://openalex.org/W1951416278","https://openalex.org/W1979547397","https://openalex.org/W2028922196","https://openalex.org/W2121384722","https://openalex.org/W2140043093","https://openalex.org/W2150223214","https://openalex.org/W2150609304","https://openalex.org/W2154240128","https://openalex.org/W2798981073","https://openalex.org/W3021483259","https://openalex.org/W4240662626","https://openalex.org/W4241132450","https://openalex.org/W6632433482","https://openalex.org/W6680822125","https://openalex.org/W6682581546"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W4391913857"],"abstract_inverted_index":{"In":[0],"this":[1,51],"paper,":[2],"we":[3],"present":[4,55],"the":[5,15,56,90,105,128,137,151,154,160,165],"concept":[6,166],"of":[7,34,58,69,78,108,153,167],"Field":[8,19,71],"Programmable":[9,20,72],"Memory":[10,73],"Cell":[11,74],"Arrays":[12,22],"(FPMCAs)":[13],"as":[14],"memory":[16,91],"counterpart":[17],"to":[18,49,126],"Gate":[21],"which":[23,64],"have":[24],"proved":[25],"their":[26],"utility":[27],"in":[28,157],"design":[29,57,161],"and":[30,40,99,117,135,163],"rapid":[31],"prototyping.":[32],"Principles":[33],"dynamic":[35],"reconfigurability":[36],"using":[37],"programmable":[38,41],"logic":[39],"interconnect":[42],"are":[43],"incorporated":[44],"into":[45],"random":[46],"access":[47],"memories":[48],"achieve":[50,136],"flexibility.":[52],"We":[53],"first":[54],"a":[59,66,70,85],"variable":[60],"width":[61],"RAM":[62],"(VaWiRAM)":[63],"is":[65,145],"simple":[67],"example":[68],"Array.":[75],"The":[76,148],"configuration":[77,87],"VaWiRAMs":[79,156],"can":[80,101],"be":[81,102],"adjusted":[82],"by":[83],"setting":[84],"few":[86],"pins":[88,130,134],"on":[89],"chip.":[92],"A":[93,123],"VaWiRAM":[94],"reconfigurable":[95],"between":[96],"widths":[97],"1":[98,111],"Wmax\u2061":[100,109],"constructed":[103],"with":[104,131,140],"extra":[106,143],"cost":[107],"\u2013":[110],"pass":[112],"gates,":[113],"(Wmax\u2061/2)":[114],"2\u2010to\u20101":[115],"multiplexers,":[116],"\u2308log\u20612[log\u20612(k)":[118],"+":[119],"1]\u2309":[120],"mode":[121,132,138],"pins.":[122],"novel":[124],"scheme":[125],"overlap":[127],"address":[129],"control":[133,139],"only":[141],"one":[142],"pin":[144],"also":[146],"presented.":[147],"paper":[149],"discusses":[150],"architecture":[152],"proposed":[155],"detail,":[158],"analyzes":[159],"tradeoffs":[162],"introduces":[164],"FPMCAs.":[168]},"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}