{"id":"https://openalex.org/W2041055039","doi":"https://doi.org/10.1155/1999/59138","title":"An ILP Formulation for Minimizing the Numberof Feedthrough Cells in a Standard Cell Placement","display_name":"An ILP Formulation for Minimizing the Numberof Feedthrough Cells in a Standard Cell Placement","publication_year":1998,"publication_date":"1998-03-20","ids":{"openalex":"https://openalex.org/W2041055039","doi":"https://doi.org/10.1155/1999/59138","mag":"2041055039"},"language":"en","primary_location":{"id":"doi:10.1155/1999/59138","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1999/59138","pdf_url":"https://downloads.hindawi.com/archive/1999/059138.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1999/059138.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071940138","display_name":"Jin-Tai Yan","orcid":"https://orcid.org/0000-0002-7614-2545"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Jin-Tai Yan","raw_affiliation_strings":["Computer Systems Research Center, National Chiao Tung University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Systems Research Center, National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5071940138"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11871481,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":"2","first_page":"169","last_page":"176"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/feedthrough","display_name":"Feedthrough","score":0.8895933032035828},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.868971586227417},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.7449144721031189},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5835239291191101},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48145169019699097},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.42680424451828003},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4217188060283661},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.41452756524086},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4048592150211334},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38332003355026245},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3326776325702667},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2270585298538208},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1979612112045288},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14444288611412048},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06664472818374634}],"concepts":[{"id":"https://openalex.org/C2777303812","wikidata":"https://www.wikidata.org/wiki/Q5441253","display_name":"Feedthrough","level":2,"score":0.8895933032035828},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.868971586227417},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.7449144721031189},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5835239291191101},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48145169019699097},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.42680424451828003},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4217188060283661},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.41452756524086},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4048592150211334},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38332003355026245},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3326776325702667},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2270585298538208},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1979612112045288},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14444288611412048},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06664472818374634},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1999/59138","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1999/59138","pdf_url":"https://downloads.hindawi.com/archive/1999/059138.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1999/59138","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1999/59138","pdf_url":"https://downloads.hindawi.com/archive/1999/059138.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2041055039.pdf","grobid_xml":"https://content.openalex.org/works/W2041055039.grobid-xml"},"referenced_works_count":29,"referenced_works":["https://openalex.org/W1980746862","https://openalex.org/W1992128702","https://openalex.org/W2011039300","https://openalex.org/W2013433346","https://openalex.org/W2030087828","https://openalex.org/W2050238975","https://openalex.org/W2069937662","https://openalex.org/W2108298942","https://openalex.org/W2110483596","https://openalex.org/W2117179413","https://openalex.org/W2117737117","https://openalex.org/W2128078085","https://openalex.org/W2137090630","https://openalex.org/W2138136899","https://openalex.org/W2141523221","https://openalex.org/W2146723773","https://openalex.org/W2148205854","https://openalex.org/W2153157180","https://openalex.org/W2161375837","https://openalex.org/W2163251854","https://openalex.org/W3146540963","https://openalex.org/W4235447536","https://openalex.org/W4240965876","https://openalex.org/W4247717399","https://openalex.org/W6648617214","https://openalex.org/W6658210388","https://openalex.org/W6663101559","https://openalex.org/W6680434723","https://openalex.org/W6680736953"],"related_works":["https://openalex.org/W3139938674","https://openalex.org/W2041055039","https://openalex.org/W2121804380","https://openalex.org/W2164997684","https://openalex.org/W2103645363","https://openalex.org/W2072989701","https://openalex.org/W2091329789","https://openalex.org/W1738647919","https://openalex.org/W3000179092","https://openalex.org/W2376726667"],"abstract_inverted_index":{"It":[0],"is":[1,29,89],"well":[2],"known":[3],"that":[4,137],"standard":[5,37,55,79,98,151],"cells":[6,44,76,144],"have":[7,117],"been":[8,106,118],"widely":[9],"used":[10],"to":[11,30,48,70,91],"implement":[12],"VLSI":[13],"circuits":[14],"in":[15,35,53,77,96,148],"the":[16,40,72,93,102,121,138],"automation":[17],"of":[18,25,42,74],"physical":[19],"design.":[20],"Since":[21],"one":[22],"major":[23],"aim":[24],"a":[26,36,54,64,78,97,149],"cell\u2010based":[27],"design":[28],"minimize":[31,71],"total":[32,50],"layout":[33],"area":[34,52],"cell":[38,51,56,80,99,152],"placement,":[39],"number":[41,73],"feedthrough":[43,75,143],"will":[45],"be":[46],"minimized":[47],"reduce":[49],"placement.":[57,81,100,153],"In":[58],"this":[59],"paper,":[60],"first,":[61],"we":[62],"model":[63],"partitioning\u2010based":[65,150],"row":[66],"assignment":[67],"(PRA)":[68],"problem":[69,95],"Furthermore,":[82],"an":[83,128],"integer":[84],"linear":[85],"programming":[86],"(ILP)":[87],"approach":[88,104,125,140,147],"proposed":[90,122],"solve":[92],"PRA":[94],"Finally,":[101],"ILP":[103,139],"has":[105],"implemented":[107],"and":[108,114,127],"two":[109],"standard\u2010cell":[110],"netlists,":[111],"Primary":[112,115],"1":[113],"2,":[116],"tested":[119],"by":[120],"approach,":[123,131],"Bose\u2032s":[124,146],"[4]":[126],"exhaustive":[129],"search":[130],"respectively.":[132],"The":[133],"experimental":[134],"results":[135],"show":[136],"obtains":[141],"fewer":[142],"than":[145]},"counts_by_year":[],"updated_date":"2026-08-15T07:11:24.734988","created_date":"2016-06-24T00:00:00"}