{"id":"https://openalex.org/W2151052845","doi":"https://doi.org/10.1155/1999/50892","title":"Hierarchy Restructuring for Hierarchical LVS Comparison","display_name":"Hierarchy Restructuring for Hierarchical LVS Comparison","publication_year":1998,"publication_date":"1998-11-20","ids":{"openalex":"https://openalex.org/W2151052845","doi":"https://doi.org/10.1155/1999/50892","mag":"2151052845"},"language":"en","primary_location":{"id":"doi:10.1155/1999/50892","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1999/50892","pdf_url":"https://downloads.hindawi.com/archive/1999/050892.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1999/050892.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068130767","display_name":"Wonjong Kim","orcid":"https://orcid.org/0000-0001-6856-6607"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Wonjong Kim","raw_affiliation_strings":["Dept. of Electronics Eng., Hanyang University, Kyungki, S. Korea, Ansan 425-791"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronics Eng., Hanyang University, Kyungki, S. Korea, Ansan 425-791","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023681581","display_name":"Hyunchul Shin","orcid":"https://orcid.org/0000-0003-3020-5130"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyunchul Shin","raw_affiliation_strings":["Dept. of Electronics Eng., Hanyang University, Kyungki, S. Korea, Ansan 425-791"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronics Eng., Hanyang University, Kyungki, S. Korea, Ansan 425-791","institution_ids":["https://openalex.org/I4575257"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5068130767"],"corresponding_institution_ids":["https://openalex.org/I4575257"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.19364303,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":"1","first_page":"117","last_page":"125"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9699720144271851},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.8410067558288574},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.8255323171615601},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6983388662338257},{"id":"https://openalex.org/keywords/preprocessor","display_name":"Preprocessor","score":0.6846477389335632},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.6416876912117004},{"id":"https://openalex.org/keywords/hierarchical-database-model","display_name":"Hierarchical database model","score":0.5028242468833923},{"id":"https://openalex.org/keywords/hierarchical-control-system","display_name":"Hierarchical control system","score":0.4675143361091614},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4523228406906128},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.43020766973495483},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4240916967391968},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4185386300086975},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.325670063495636},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.26173505187034607},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.21463674306869507},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1937844455242157},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15424370765686035},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14133557677268982},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.08897727727890015}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9699720144271851},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.8410067558288574},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.8255323171615601},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6983388662338257},{"id":"https://openalex.org/C34736171","wikidata":"https://www.wikidata.org/wiki/Q918333","display_name":"Preprocessor","level":2,"score":0.6846477389335632},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.6416876912117004},{"id":"https://openalex.org/C144986985","wikidata":"https://www.wikidata.org/wiki/Q871236","display_name":"Hierarchical database model","level":2,"score":0.5028242468833923},{"id":"https://openalex.org/C124527596","wikidata":"https://www.wikidata.org/wiki/Q17029359","display_name":"Hierarchical control system","level":3,"score":0.4675143361091614},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4523228406906128},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.43020766973495483},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4240916967391968},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4185386300086975},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.325670063495636},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.26173505187034607},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.21463674306869507},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1937844455242157},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15424370765686035},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14133557677268982},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.08897727727890015},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1999/50892","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1999/50892","pdf_url":"https://downloads.hindawi.com/archive/1999/050892.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1999/50892","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1999/50892","pdf_url":"https://downloads.hindawi.com/archive/1999/050892.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309545","display_name":"Synopsys","ror":"https://ror.org/013by2m91"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2151052845.pdf","grobid_xml":"https://content.openalex.org/works/W2151052845.grobid-xml"},"referenced_works_count":13,"referenced_works":["https://openalex.org/W1483031204","https://openalex.org/W2057684575","https://openalex.org/W2113225350","https://openalex.org/W2134152592","https://openalex.org/W2151366339","https://openalex.org/W2163653562","https://openalex.org/W2166394542","https://openalex.org/W2167339879","https://openalex.org/W4230996772","https://openalex.org/W4238631392","https://openalex.org/W4254017392","https://openalex.org/W6665193062","https://openalex.org/W6684040925"],"related_works":["https://openalex.org/W2365383750","https://openalex.org/W2147968839","https://openalex.org/W144590410","https://openalex.org/W2164666318","https://openalex.org/W1590828620","https://openalex.org/W2113225350","https://openalex.org/W2253391080","https://openalex.org/W1156564840","https://openalex.org/W2064466891","https://openalex.org/W3022023656"],"abstract_inverted_index":{"A":[0],"new":[1],"hierarchical":[2,25,68],"layout":[3,10,35],"vs.":[4],"schematic":[5,16],"(LVS)":[6],"comparison":[7,70],"system":[8],"for":[9,23],"verification":[11],"has":[12],"been":[13],"developed.":[14],"The":[15],"hierarchy":[17,30],"is":[18,31,72,87],"restructured":[19],"to":[20],"remove":[21],"ambiguities":[22],"consistent":[24],"matching.":[26],"Then":[27],"the":[28,34,85],"circuit":[29,86],"reconstructed":[32],"from":[33],"netlist":[36,69],"by":[37,53],"using":[38,54],"a":[39,55],"modified":[40],"SubGemini":[41],"algorithm":[42,60],"recursively":[43],"in":[44,76,80],"bottom\u2010up":[45],"fashion.":[46],"For":[47],"efficiency,":[48],"simple":[49],"gates":[50],"are":[51],"found":[52],"fast":[56],"rule\u2010based":[57],"pattern":[58],"matching":[59],"during":[61],"preprocessing.":[62],"Experimental":[63],"results":[64],"show":[65],"that":[66],"our":[67],"technique":[71],"effective":[73],"and":[74,79,89],"efficient":[75],"CPU":[77],"time":[78],"memory":[81],"usage,":[82],"especially":[83],"when":[84],"large":[88],"hierarchically":[90],"structured.":[91]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}