{"id":"https://openalex.org/W2150887773","doi":"https://doi.org/10.1155/1999/20186","title":"Principles for Language Extensions to VHDL to Support High\u2010Level Modeling","display_name":"Principles for Language Extensions to VHDL to Support High\u2010Level Modeling","publication_year":1999,"publication_date":"1999-01-01","ids":{"openalex":"https://openalex.org/W2150887773","doi":"https://doi.org/10.1155/1999/20186","mag":"2150887773"},"language":"en","primary_location":{"id":"doi:10.1155/1999/20186","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1999/20186","pdf_url":"https://downloads.hindawi.com/archive/1999/020186.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1999/020186.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065468199","display_name":"Peter J. Ashenden","orcid":null},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Peter J. Ashenden","raw_affiliation_strings":["Dept. of Computer Science, The University of Adelaide"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science, The University of Adelaide","institution_ids":["https://openalex.org/I5681781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011672232","display_name":"Philip A. Wilsey","orcid":"https://orcid.org/0000-0002-6562-8646"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Philip A. Wilsey","raw_affiliation_strings":["Dept. of ECECS, PO Box 210030, University of Cincinnati"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of ECECS, PO Box 210030, University of Cincinnati","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3089,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.64425837,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":"2","first_page":"217","last_page":"235"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8018488883972168},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7112372517585754},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5986082553863525},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.5885388255119324},{"id":"https://openalex.org/keywords/modeling-language","display_name":"Modeling language","score":0.4985377788543701},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.43773218989372253},{"id":"https://openalex.org/keywords/semantics","display_name":"Semantics (computer science)","score":0.43561381101608276},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.4149479269981384},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3857388496398926},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3645338714122772},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.08643516898155212},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.08042469620704651}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8018488883972168},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7112372517585754},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5986082553863525},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.5885388255119324},{"id":"https://openalex.org/C179603123","wikidata":"https://www.wikidata.org/wiki/Q1941921","display_name":"Modeling language","level":3,"score":0.4985377788543701},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.43773218989372253},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.43561381101608276},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.4149479269981384},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3857388496398926},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3645338714122772},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.08643516898155212},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.08042469620704651},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/1999/20186","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1999/20186","pdf_url":"https://downloads.hindawi.com/archive/1999/020186.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.55.8824","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.55.8824","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.adelaide.edu.au/users/petera/suave/high-level-modeling-vlsi-design.ps","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1155/1999/20186","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1999/20186","pdf_url":"https://downloads.hindawi.com/archive/1999/020186.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.6899999976158142,"id":"https://metadata.un.org/sdg/4","display_name":"Quality Education"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2150887773.pdf","grobid_xml":"https://content.openalex.org/works/W2150887773.grobid-xml"},"referenced_works_count":56,"referenced_works":["https://openalex.org/W32320911","https://openalex.org/W55486900","https://openalex.org/W79067813","https://openalex.org/W84580998","https://openalex.org/W122154057","https://openalex.org/W261203876","https://openalex.org/W1567363020","https://openalex.org/W1582825607","https://openalex.org/W1644882639","https://openalex.org/W1716277556","https://openalex.org/W1949886117","https://openalex.org/W1972106757","https://openalex.org/W2004068104","https://openalex.org/W2012429438","https://openalex.org/W2013288909","https://openalex.org/W2040252255","https://openalex.org/W2054409309","https://openalex.org/W2099529102","https://openalex.org/W2102832761","https://openalex.org/W2102966858","https://openalex.org/W2105435765","https://openalex.org/W2110357222","https://openalex.org/W2111721988","https://openalex.org/W2120452564","https://openalex.org/W2129183345","https://openalex.org/W2138387375","https://openalex.org/W2145459199","https://openalex.org/W2163387210","https://openalex.org/W2174305619","https://openalex.org/W2176300081","https://openalex.org/W2422272475","https://openalex.org/W2499489523","https://openalex.org/W2903097848","https://openalex.org/W2986348978","https://openalex.org/W2987803397","https://openalex.org/W3144368627","https://openalex.org/W3151567601","https://openalex.org/W3172349748","https://openalex.org/W4242691849","https://openalex.org/W4254759463","https://openalex.org/W4256479402","https://openalex.org/W6604964915","https://openalex.org/W6634955528","https://openalex.org/W6636988782","https://openalex.org/W6643149403","https://openalex.org/W6653935527","https://openalex.org/W6660619986","https://openalex.org/W6676640422","https://openalex.org/W6676792513","https://openalex.org/W6676995014","https://openalex.org/W6680561512","https://openalex.org/W6681474721","https://openalex.org/W6683892997","https://openalex.org/W6685638656","https://openalex.org/W6695123848","https://openalex.org/W6769869828"],"related_works":["https://openalex.org/W2383333355","https://openalex.org/W2144353363","https://openalex.org/W2389325540","https://openalex.org/W3011158618","https://openalex.org/W2381710881","https://openalex.org/W316086783","https://openalex.org/W2377412115","https://openalex.org/W567982934","https://openalex.org/W168509588","https://openalex.org/W1965724121"],"abstract_inverted_index":{"This":[0],"paper":[1,35,50],"reviews":[2],"proposals":[3,28],"for":[4],"extensions":[5,64],"to":[6,8,41,57,65],"VHDL":[7,40],"support":[9,42],"high\u2010level":[10,43,62],"modeling":[11,21,44,63],"and":[12,69,87,107],"places":[13],"them":[14],"within":[15],"a":[16,46,52],"taxonomy":[17],"that":[18,37,101,108],"describes":[19],"the":[20,27,93],"requirements":[22],"they":[23],"address.":[24],"Many":[25],"of":[26,39,55,95],"focus":[29],"on":[30,92],"object\u2010oriented":[31,75],"extensions,":[32],"whereas":[33],"this":[34],"argues":[36],"extension":[38],"requires":[45],"broader":[47],"review.":[48],"The":[49],"presents":[51],"detailed":[53],"discussion":[54],"issues":[56],"be":[58],"considered":[59],"in":[60,103],"adding":[61],"VHDL,":[66],"including":[67],"concurrency":[68],"communication,":[70],"abstraction":[71],"using":[72],"entity":[73],"interfaces,":[74],"data":[76],"modeling,":[77],"encapsulation,":[78],"signal":[79],"assignment":[80],"semantics,":[81],"shared":[82],"variables,":[83],"multiple":[84],"inheritance,":[85],"genericity":[86],"synthesis.":[88],"Emphasis":[89],"is":[90],"placed":[91],"importance":[94],"designing":[96],"simple":[97],"orthogonal":[98],"semantic":[99],"mechanisms":[100],"interact":[102],"well":[104],"defined":[105],"ways,":[106],"integrate":[109],"cleanly":[110],"with":[111],"existing":[112],"language":[113],"features.":[114]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}