{"id":"https://openalex.org/W1974288972","doi":"https://doi.org/10.1155/1998/84860","title":"High Performance, Point\u2010to\u2010Point, Transmission Line Signaling","display_name":"High Performance, Point\u2010to\u2010Point, Transmission Line Signaling","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W1974288972","doi":"https://doi.org/10.1155/1998/84860","mag":"1974288972"},"language":"en","primary_location":{"id":"doi:10.1155/1998/84860","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/84860","pdf_url":"https://downloads.hindawi.com/archive/1998/084860.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1998/084860.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087585086","display_name":"Andr\u00e9 DeHon","orcid":"https://orcid.org/0000-0001-9177-7699"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andr\u00e9 Dehon","raw_affiliation_strings":["MIT Artificial Intelligence Laboratory, 545 Technology Sq., Cambridge, MA 02139, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MIT Artificial Intelligence Laboratory, 545 Technology Sq., Cambridge, MA 02139, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039901815","display_name":"Thomas F. Knight","orcid":"https://orcid.org/0000-0002-6403-3480"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thomas F. Knight","raw_affiliation_strings":["MIT Artificial Intelligence Laboratory, 545 Technology Sq., Cambridge, MA 02139, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MIT Artificial Intelligence Laboratory, 545 Technology Sq., Cambridge, MA 02139, USA","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I63966007"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.07627617,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"7","issue":"1","first_page":"111","last_page":"129"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.595816433429718},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5694968104362488},{"id":"https://openalex.org/keywords/electrical-impedance","display_name":"Electrical impedance","score":0.5131693482398987},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5095891952514648},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5053296685218811},{"id":"https://openalex.org/keywords/transmission-line","display_name":"Transmission line","score":0.4905077815055847},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4518137574195862},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43652141094207764},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.38516461849212646},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3454498052597046},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17766046524047852}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.595816433429718},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5694968104362488},{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.5131693482398987},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5095891952514648},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5053296685218811},{"id":"https://openalex.org/C33441834","wikidata":"https://www.wikidata.org/wiki/Q693004","display_name":"Transmission line","level":2,"score":0.4905077815055847},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4518137574195862},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43652141094207764},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.38516461849212646},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3454498052597046},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17766046524047852}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1998/84860","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/84860","pdf_url":"https://downloads.hindawi.com/archive/1998/084860.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1998/84860","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/84860","pdf_url":"https://downloads.hindawi.com/archive/1998/084860.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G6046013746","display_name":null,"funder_award_id":"N00014-9 l-J- 1698","funder_id":"https://openalex.org/F4320332815","funder_display_name":"Advanced Research Projects Agency"},{"id":"https://openalex.org/G6059415527","display_name":null,"funder_award_id":"N00014-87-K-0825","funder_id":"https://openalex.org/F4320332815","funder_display_name":"Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320332815","display_name":"Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1974288972.pdf","grobid_xml":"https://content.openalex.org/works/W1974288972.grobid-xml"},"referenced_works_count":7,"referenced_works":["https://openalex.org/W1582355088","https://openalex.org/W2002519749","https://openalex.org/W2020208389","https://openalex.org/W2076349411","https://openalex.org/W2084758815","https://openalex.org/W2133488772","https://openalex.org/W2145829524"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576","https://openalex.org/W2374241634","https://openalex.org/W63103871","https://openalex.org/W2736243908","https://openalex.org/W2057716168"],"abstract_inverted_index":{"Inter\u2010chip":[0],"signaling":[1,23,51,68,102,115],"latency":[2],"and":[3,52,80,190],"bandwidth":[4,103],"can":[5,89],"be":[6,90],"key":[7],"factors":[8],"limiting":[9],"the":[10,43,47,54,59,70,94,169,185,199,206,210,225],"performance":[11,114],"of":[12,73,97,120,132,160,171,208],"large":[13,146],"VLSI":[14,29],"systems.":[15],"We":[16,217],"present":[17],"a":[18,38,117,121,130,140],"high":[19,101,113],"performance,":[20],"transmission":[21,61],"line":[22,62],"scheme":[24,110,175],"for":[25,112],"point\u2010to\u2010point":[26],"communications":[27],"between":[28],"components.":[30],"In":[31],"particular,":[32],"we":[33,84],"detail":[34],"circuitry":[35],"which":[36],"allows":[37,65],"pad":[39,49],"driver":[40],"to":[41,57,92,99,152,179,194],"sense":[42],"voltage":[44],"level":[45],"on":[46,231],"attached":[48],"during":[50],"adjust":[53,93],"drive":[55],"impedance":[56],"match":[58],"external":[60],"impedance.":[63],"This":[64,109,202],"clean,":[66],"reflection\u2010free":[67],"despite":[69,104],"wide":[71],"range":[72,131,207],"variations":[74,105],"common":[75],"in":[76,106,184],"IC":[77],"device":[78],"processing":[79],"interconnect":[81,107],"fabrication.":[82],"Further,":[83],"show":[85],"how":[86],"similar":[87],"techniques":[88],"used":[91],"arrival":[95],"time":[96],"signals":[98],"allow":[100],"delays.":[108],"employed":[111,230],"is":[116,178],"specific":[118],"embodiment":[119],"more":[122,226],"general":[123],"technique.":[124],"Conventional":[125],"electronic":[126],"systems":[127],"must":[128,212],"accommodate":[129],"system":[133,182,196,211],"characteristics":[134,183,209],"(e.g.":[135,233],"delay,":[136],"voltage,":[137],"impedance).":[138],"As":[139],"result,":[141],"circuit":[142],"designers":[143],"traditionally":[144],"build":[145],"operating":[147,188],"margins":[148,164],"into":[149],"their":[150],"circuits":[151],"guarantee":[153],"proper":[154],"operation":[155,197,204],"across":[156],"all":[157],"possible":[158],"ranges":[159],"these":[161,181],"characteristics.":[162,201],"These":[163],"are":[165],"generally":[166],"added":[167],"at":[168],"expense":[170],"performance.":[172,216],"The":[173],"alternative":[174],"exemplified":[176],"here":[177],"sample":[180],"device\u2032s":[186],"final":[187],"environment":[189],"use":[191],"this":[192,220],"feedback":[193,223,229],"tune":[195],"around":[198],"observed":[200],"tuning":[203],"reduces":[205],"accommodate,":[213],"allowing":[214],"increased":[215],"briefly":[218],"contrast":[219],"sampled,":[221],"system\u2010level":[222],"with":[224],"conventional,":[227],"fine\u2010grained":[228],"ICs":[232],"PLLs).":[234]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}