{"id":"https://openalex.org/W2168417069","doi":"https://doi.org/10.1155/1998/81296","title":"Simulated Annealing Approach to Crosstalk Minimization in Gridded Channel Routing","display_name":"Simulated Annealing Approach to Crosstalk Minimization in Gridded Channel Routing","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W2168417069","doi":"https://doi.org/10.1155/1998/81296","mag":"2168417069"},"language":"en","primary_location":{"id":"doi:10.1155/1998/81296","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/81296","pdf_url":"https://downloads.hindawi.com/archive/1998/081296.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1998/081296.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075355225","display_name":"Kyoungson Jhang","orcid":"https://orcid.org/0000-0001-5659-0503"},"institutions":[{"id":"https://openalex.org/I112728665","display_name":"Hannam University","ror":"https://ror.org/01cwbae71","country_code":"KR","type":"education","lineage":["https://openalex.org/I112728665"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Kyoung-Son Jhang","raw_affiliation_strings":["Dept. of Computer Engineering, Hannam University, Taejon 306-791"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Engineering, Hannam University, Taejon 306-791","institution_ids":["https://openalex.org/I112728665"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029793438","display_name":"Soonhoi Ha","orcid":"https://orcid.org/0000-0001-7472-9142"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Soonhoi Ha","raw_affiliation_strings":["Dept. of Computer Engineering, Seoul National University, Seoul 151-742"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Engineering, Seoul National University, Seoul 151-742","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111480099","display_name":"Chu Shik Jhon","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chu Shik Jhon","raw_affiliation_strings":["Dept. of Computer Engineering, Seoul National University, Seoul 151-742"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Engineering, Seoul National University, Seoul 151-742","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5075355225"],"corresponding_institution_ids":["https://openalex.org/I112728665"],"apc_list":null,"apc_paid":null,"fwci":1.5935,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.84292824,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"7","issue":"1","first_page":"85","last_page":"95"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9886000156402588,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11797","display_name":"graph theory and CDMA systems","score":0.9848999977111816,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8014471530914307},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.7223583459854126},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.594327986240387},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5942148566246033},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5681034326553345},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5657894015312195},{"id":"https://openalex.org/keywords/permutation","display_name":"Permutation (music)","score":0.5380927920341492},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5062047839164734},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48253104090690613},{"id":"https://openalex.org/keywords/annealing","display_name":"Annealing (glass)","score":0.45136216282844543},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42437613010406494},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4137824773788452},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39212656021118164},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.22530508041381836},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20486554503440857},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1929079294204712},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13205888867378235},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09107276797294617}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8014471530914307},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.7223583459854126},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.594327986240387},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5942148566246033},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5681034326553345},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5657894015312195},{"id":"https://openalex.org/C21308566","wikidata":"https://www.wikidata.org/wiki/Q7169365","display_name":"Permutation (music)","level":2,"score":0.5380927920341492},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5062047839164734},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48253104090690613},{"id":"https://openalex.org/C2777855556","wikidata":"https://www.wikidata.org/wiki/Q4339544","display_name":"Annealing (glass)","level":2,"score":0.45136216282844543},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42437613010406494},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4137824773788452},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39212656021118164},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.22530508041381836},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20486554503440857},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1929079294204712},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13205888867378235},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09107276797294617},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1155/1998/81296","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/81296","pdf_url":"https://downloads.hindawi.com/archive/1998/081296.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.44.3544","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.44.3544","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ce.hannam.ac.kr/~ksjhang/papers/sa.ps.gz","raw_type":"text"},{"id":"pmh:oai:s-space.snu.ac.kr:10371/7407","is_oa":false,"landing_page_url":"http://hdl.handle.net/10371/7407","pdf_url":null,"source":{"id":"https://openalex.org/S4306401345","display_name":"Seoul National University Open Repository (Seoul National University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I139264467","host_organization_name":"Seoul National University","host_organization_lineage":["https://openalex.org/I139264467"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":{"id":"doi:10.1155/1998/81296","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/81296","pdf_url":"https://downloads.hindawi.com/archive/1998/081296.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321229","display_name":"Hannam University","ror":"https://ror.org/01cwbae71"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2168417069.pdf","grobid_xml":"https://content.openalex.org/works/W2168417069.grobid-xml"},"referenced_works_count":24,"referenced_works":["https://openalex.org/W131141754","https://openalex.org/W1537490912","https://openalex.org/W1556480701","https://openalex.org/W2024060531","https://openalex.org/W2095942655","https://openalex.org/W2118633589","https://openalex.org/W2120599026","https://openalex.org/W2122762801","https://openalex.org/W2131655821","https://openalex.org/W2140685354","https://openalex.org/W2146755017","https://openalex.org/W2171698844","https://openalex.org/W2220640478","https://openalex.org/W3196374995","https://openalex.org/W4251976205","https://openalex.org/W4252252062","https://openalex.org/W4254660551","https://openalex.org/W6605392955","https://openalex.org/W6633284831","https://openalex.org/W6656506093","https://openalex.org/W6677676771","https://openalex.org/W6677816659","https://openalex.org/W6680483745","https://openalex.org/W6689301201"],"related_works":["https://openalex.org/W2167472940","https://openalex.org/W4283025278","https://openalex.org/W2622826586","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W4280525841","https://openalex.org/W4254559750","https://openalex.org/W2998315020","https://openalex.org/W2169318242","https://openalex.org/W2022006488"],"abstract_inverted_index":{"The":[0,61],"inter\u2010wire":[1],"spacing":[2],"in":[3,31,55],"a":[4,44,71],"VLSI":[5,11,40],"chip":[6],"becomes":[7,18],"closer":[8],"as":[9],"the":[10,25,32,36,88,95],"fabrication":[12],"technology":[13],"rapidly":[14],"evolves.":[15],"Accordingly,":[16],"it":[17],"important":[19],"to":[20,52],"minimize":[21],"crosstalk":[22,53],"caused":[23],"by":[24,79],"coupling":[26],"capacitance":[27],"between":[28],"adjacent":[29],"wires":[30],"layout":[33],"design":[34],"for":[35],"fast":[37],"and":[38],"safe":[39],"circuits.":[41],"We":[42],"present":[43],"simulated":[45],"annealing":[46],"approach":[47],"based":[48],"on":[49],"segment":[50],"rearrangement":[51],"minimization":[54],"an":[56,80],"initially":[57],"gridded":[58],"channel":[59],"routing.":[60],"proposed":[62],"technique":[63,74,90],"is":[64,77,91],"compared":[65],"with":[66],"previous":[67],"track\u2010oriented":[68],"techniques,":[69],"especially":[70],"track":[72,82,96],"permutation":[73,83,97],"whose":[75],"performance":[76],"bounded":[78],"exhaustive":[81],"algorithm.":[84],"Experiments":[85],"showed":[86],"that":[87],"presented":[89],"more":[92],"effective":[93],"than":[94],"technique.":[98]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}