{"id":"https://openalex.org/W2167405963","doi":"https://doi.org/10.1155/1998/76525","title":"Power Distribution Synthesis for VLSI","display_name":"Power Distribution Synthesis for VLSI","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W2167405963","doi":"https://doi.org/10.1155/1998/76525","mag":"2167405963"},"language":"en","primary_location":{"id":"doi:10.1155/1998/76525","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/76525","pdf_url":"https://downloads.hindawi.com/archive/1998/076525.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1998/076525.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020754641","display_name":"Ashok Vittal","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ashok Vittal","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Santa Barbara 93106, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Santa Barbara 93106, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063371595","display_name":"Malgorzata Marek-Sadowska","orcid":"https://orcid.org/0000-0002-3934-7031"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Malgorzata Marek-Sadowska","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Santa Barbara 93106, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Santa Barbara 93106, USA","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5020754641"],"corresponding_institution_ids":["https://openalex.org/I154570441"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.22397911,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":"1","first_page":"59","last_page":"72"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.8157814741134644},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7752578854560852},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.620535135269165},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.586567223072052},{"id":"https://openalex.org/keywords/greedy-algorithm","display_name":"Greedy algorithm","score":0.5595840811729431},{"id":"https://openalex.org/keywords/steiner-tree-problem","display_name":"Steiner tree problem","score":0.559407114982605},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5260760188102722},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.5252423286437988},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.46347129344940186},{"id":"https://openalex.org/keywords/separable-space","display_name":"Separable space","score":0.4520801901817322},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36255717277526855},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3330056667327881},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21526196599006653},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14190420508384705}],"concepts":[{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.8157814741134644},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7752578854560852},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.620535135269165},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.586567223072052},{"id":"https://openalex.org/C51823790","wikidata":"https://www.wikidata.org/wiki/Q504353","display_name":"Greedy algorithm","level":2,"score":0.5595840811729431},{"id":"https://openalex.org/C76220878","wikidata":"https://www.wikidata.org/wiki/Q1764144","display_name":"Steiner tree problem","level":2,"score":0.559407114982605},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5260760188102722},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.5252423286437988},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.46347129344940186},{"id":"https://openalex.org/C70710897","wikidata":"https://www.wikidata.org/wiki/Q680081","display_name":"Separable space","level":2,"score":0.4520801901817322},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36255717277526855},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3330056667327881},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21526196599006653},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14190420508384705},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1998/76525","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/76525","pdf_url":"https://downloads.hindawi.com/archive/1998/076525.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1998/76525","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/76525","pdf_url":"https://downloads.hindawi.com/archive/1998/076525.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5726390432","display_name":null,"funder_award_id":"MIP 949119","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320332502","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60"},{"id":"https://openalex.org/F4320332815","display_name":"Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2167405963.pdf","grobid_xml":"https://content.openalex.org/works/W2167405963.grobid-xml"},"referenced_works_count":31,"referenced_works":["https://openalex.org/W1616047807","https://openalex.org/W2011039300","https://openalex.org/W2018386086","https://openalex.org/W2020112047","https://openalex.org/W2023981464","https://openalex.org/W2037609795","https://openalex.org/W2041514074","https://openalex.org/W2047327642","https://openalex.org/W2064086982","https://openalex.org/W2087275089","https://openalex.org/W2129764097","https://openalex.org/W2148195773","https://openalex.org/W2149417654","https://openalex.org/W2151559976","https://openalex.org/W2154363431","https://openalex.org/W2163827229","https://openalex.org/W2164978780","https://openalex.org/W2165823161","https://openalex.org/W2180468747","https://openalex.org/W2484679081","https://openalex.org/W4234561472","https://openalex.org/W4235454281","https://openalex.org/W4239200527","https://openalex.org/W4241440036","https://openalex.org/W4253968986","https://openalex.org/W6655053777","https://openalex.org/W6660967104","https://openalex.org/W6662483302","https://openalex.org/W6682361652","https://openalex.org/W6682847782","https://openalex.org/W6684609755"],"related_works":["https://openalex.org/W3183948672","https://openalex.org/W3173606202","https://openalex.org/W3110381201","https://openalex.org/W2948807893","https://openalex.org/W2778153218","https://openalex.org/W1531601525","https://openalex.org/W4236115276","https://openalex.org/W2156728385","https://openalex.org/W1736241556","https://openalex.org/W2039706936"],"abstract_inverted_index":{"The":[0,91],"synthesis":[1],"of":[2,15,29,85],"the":[3,12,27,73,83],"power":[4,33,61],"distribution":[5,34],"network":[6],"is":[7],"an":[8],"important":[9],"problem":[10,28],"in":[11],"layout":[13],"design":[14],"VLSI":[16],"systems.":[17],"In":[18],"this":[19],"paper":[20],"we":[21],"propose":[22,55],"novel":[23,57],"methods":[24,48,96],"to":[25],"solve":[26],"designing":[30],"minimal":[31],"area":[32],"nets,":[35],"while":[36],"satisfying":[37],"voltage":[38],"drop":[39],"and":[40,72],"electromigration":[41],"constraints.":[42],"We":[43,54,81],"will":[44],"see":[45],"that":[46],"our":[47,86,95],"significantly":[49,101],"improve":[50],"upon":[51],"current":[52],"techniques.":[53],"two":[56],"greedy":[58,70],"heuristics":[59],"for":[60],"net":[62],"design\u2010one":[63],"based":[64,75],"on":[65,76,88,97],"bottom\u2010up":[66],"tree":[67],"construction":[68],"using":[69,106],"merging":[71],"other":[74],"top\u2010down":[77],"linearly":[78],"separable":[79],"partitioning.":[80],"test":[82],"efficacy":[84],"techniques":[87],"benchmark":[89],"instances.":[90],"areas":[92],"required":[93],"by":[94],"typical":[98],"instances":[99],"are":[100],"smaller":[102],"than":[103],"those":[104],"obtained":[105],"previous":[107],"methods.":[108]},"counts_by_year":[],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}