{"id":"https://openalex.org/W1989962531","doi":"https://doi.org/10.1155/1998/72951","title":"Automated Synthesis of Skew\u2010Based Clock Distribution Networks","display_name":"Automated Synthesis of Skew\u2010Based Clock Distribution Networks","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W1989962531","doi":"https://doi.org/10.1155/1998/72951","mag":"1989962531"},"language":"en","primary_location":{"id":"doi:10.1155/1998/72951","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/72951","pdf_url":"https://downloads.hindawi.com/archive/1998/072951.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1998/072951.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103572750","display_name":"J.L. Neves","orcid":null},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jos\u00e9 Luis Neves","raw_affiliation_strings":["Department of Electrical Engineering, University of Rochester, Rochester, NY 14627, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Rochester, Rochester, NY 14627, USA","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053517349","display_name":"Eby G. Friedman","orcid":"https://orcid.org/0000-0002-5549-7160"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eby G. Friedman","raw_affiliation_strings":["Department of Electrical Engineering, University of Rochester, Rochester, NY 14627, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Rochester, Rochester, NY 14627, USA","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103572750"],"corresponding_institution_ids":["https://openalex.org/I5388228"],"apc_list":null,"apc_paid":null,"fwci":0.5314,"has_fulltext":true,"cited_by_count":8,"citation_normalized_percentile":{"value":0.65473123,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"7","issue":"1","first_page":"31","last_page":"57"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8821833729743958},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.8650623559951782},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.8149858713150024},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7887600660324097},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7417792081832886},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.650010883808136},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.6499792337417603},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5601520538330078},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5292693376541138},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49511638283729553},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4801637530326843},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4231563210487366},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4027632474899292},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29394179582595825},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19318735599517822}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8821833729743958},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.8650623559951782},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.8149858713150024},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7887600660324097},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7417792081832886},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.650010883808136},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.6499792337417603},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5601520538330078},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5292693376541138},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49511638283729553},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4801637530326843},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4231563210487366},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4027632474899292},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29394179582595825},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19318735599517822},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1998/72951","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/72951","pdf_url":"https://downloads.hindawi.com/archive/1998/072951.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1998/72951","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/72951","pdf_url":"https://downloads.hindawi.com/archive/1998/072951.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5899999737739563}],"awards":[{"id":"https://openalex.org/G2296962458","display_name":"Automated Synthesis of High Performance Clock Distribution  Networks","funder_award_id":"9423886","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G6263492017","display_name":null,"funder_award_id":"DAAH04-93-G-0323","funder_id":"https://openalex.org/F4320338281","funder_display_name":"Army Research Office"},{"id":"https://openalex.org/G6415676608","display_name":null,"funder_award_id":"MIP-9423886","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7275342493","display_name":null,"funder_award_id":"200484/89.3","funder_id":"https://openalex.org/F4320322025","funder_display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico"},{"id":"https://openalex.org/G8377252604","display_name":null,"funder_award_id":"MIP-9208165","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"},{"id":"https://openalex.org/F4320338281","display_name":"Army Research Office","ror":"https://ror.org/05epdh915"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1989962531.pdf","grobid_xml":"https://content.openalex.org/works/W1989962531.grobid-xml"},"referenced_works_count":23,"referenced_works":["https://openalex.org/W1577444648","https://openalex.org/W1596690381","https://openalex.org/W1629982162","https://openalex.org/W1965356556","https://openalex.org/W2011778848","https://openalex.org/W2055510065","https://openalex.org/W2069323107","https://openalex.org/W2082603453","https://openalex.org/W2108368155","https://openalex.org/W2116259070","https://openalex.org/W2134067926","https://openalex.org/W2134249452","https://openalex.org/W2136768070","https://openalex.org/W2142992648","https://openalex.org/W2149417654","https://openalex.org/W2520589195","https://openalex.org/W4238424602","https://openalex.org/W6641531391","https://openalex.org/W6653340080","https://openalex.org/W6671204743","https://openalex.org/W6675126288","https://openalex.org/W6679965590","https://openalex.org/W6682196201"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2617666058","https://openalex.org/W2803012234","https://openalex.org/W2090213929","https://openalex.org/W2144282137","https://openalex.org/W3006003651","https://openalex.org/W2165139624","https://openalex.org/W2127892766"],"abstract_inverted_index":{"In":[0],"this":[1,133],"paper":[2],"a":[3,128],"top\u2010down":[4],"methodology":[5,20],"is":[6,21,118,135,154],"presented":[7,136],"for":[8,34,232,241],"synthesizing":[9],"clock":[10,17,31,47,56,75,86,94,99,115,162,165,237,243],"distribution":[11,87,116],"networks":[12],"based":[13,49,131],"on":[14,50,132],"application\u2010dependent":[15],"localized":[16],"skew.":[18],"The":[19,114,143,164,188,212],"divided":[22],"into":[23,174],"four":[24],"phases:":[25],"1)":[26],"determination":[27],"of":[28,42,45,61,73,80,84,146,160,196,201,228,235],"an":[29,92,217,222],"optimal":[30,93,98],"skew":[32,95,244],"schedule":[33],"improving":[35],"circuit":[36,52,62,110,122],"performance":[37],"and":[38,54,77,107,127,207,239],"reliability;":[39],"2)":[40],"design":[41,60,79,129],"the":[43,46,51,66,71,74,81,85,97,104,108,121,139,151,158,161,181,193,197,199,202,208,233,236,242,251],"topology":[44],"tree":[48],"hierarchy":[53],"minimum":[55,144],"path":[57,255],"delays;":[58],"3)":[59],"structures":[63],"to":[64,90,101,137,149,250],"implement":[65,138,150],"delay":[67,100,214,219,224,234],"values":[68],"associated":[69],"with":[70,185,221,260],"branches":[72],"tree;":[76],"4)":[78],"geometric":[82,194],"layout":[83],"network.":[88],"Algorithms":[89],"determine":[91],"schedule,":[96],"each":[102],"register,":[103],"network":[105,117],"topology,":[106],"buffer":[109],"dimensions":[111],"are":[112,167,190,256],"presented.":[113],"implemented":[119],"at":[120],"level":[123],"in":[124],"CMOS":[125],"technology":[126,134],"strategy":[130],"individual":[140],"branch":[141,152,213],"delays.":[142],"number":[145],"inverters":[147,189],"required":[148],"delays":[153],"determined,":[155],"while":[156],"preserving":[157],"polarity":[159],"signal.":[163],"lines":[166,173,178,184],"transformed":[168],"from":[169],"distributed":[170],"resistive\u2010capacitive":[171],"interconnect":[172,177,183,223],"purely":[175],"capacitive":[176],"by":[179,192],"partitioning":[180],"RC":[182],"inverting":[186],"repeaters.":[187],"specified":[191],"size":[195],"transistors,":[198],"slope":[200],"ramp":[203],"shaped":[204],"input/output":[205],"waveform,":[206],"output":[209],"load":[210],"capacitance.":[211],"model":[215,220],"integrates":[216],"inverter":[218],"model.":[225],"Maximum":[226],"errors":[227],"less":[229],"than":[230],"2.5%":[231],"paths":[238],"4%":[240],"between":[245],"any":[246],"two":[247],"registers":[248],"belonging":[249],"same":[252],"global":[253],"data":[254],"obtained":[257],"as":[258],"compared":[259],"SPICE":[261],"Level\u20103.":[262]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}