{"id":"https://openalex.org/W2004437630","doi":"https://doi.org/10.1155/1998/45472","title":"Syndrome Signature in Output Compaction for VLSI Built\u2010in Self\u2010Test","display_name":"Syndrome Signature in Output Compaction for VLSI Built\u2010in Self\u2010Test","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W2004437630","doi":"https://doi.org/10.1155/1998/45472","mag":"2004437630"},"language":"en","primary_location":{"id":"doi:10.1155/1998/45472","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/45472","pdf_url":"https://downloads.hindawi.com/archive/1998/045472.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1998/045472.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103350095","display_name":"Sunil R. Das","orcid":null},"institutions":[{"id":"https://openalex.org/I153718931","display_name":"University of Ottawa","ror":"https://ror.org/03c4mmv16","country_code":"CA","type":"education","lineage":["https://openalex.org/I153718931"]},{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Sunil R. Das","raw_affiliation_strings":["Dept. of Electrical Engineering, Faculty of Engineering, University of Ottawa, Ottawa, Ontario KIN 6N5","Presently with Dept. of Electrical Engineering and Computer Sciences, Computer Science Division, University of California, Berkeley, CA 94720"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, Faculty of Engineering, University of Ottawa, Ottawa, Ontario KIN 6N5","institution_ids":["https://openalex.org/I153718931"]},{"raw_affiliation_string":"Presently with Dept. of Electrical Engineering and Computer Sciences, Computer Science Division, University of California, Berkeley, CA 94720","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102245197","display_name":"Nita Goel","orcid":null},"institutions":[{"id":"https://openalex.org/I153718931","display_name":"University of Ottawa","ror":"https://ror.org/03c4mmv16","country_code":"CA","type":"education","lineage":["https://openalex.org/I153718931"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Nita Goel","raw_affiliation_strings":["Dept. of Electrical Engineering, Faculty of Engineering, University of Ottawa, Ottawa, Ontario KIN 6N5"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, Faculty of Engineering, University of Ottawa, Ottawa, Ontario KIN 6N5","institution_ids":["https://openalex.org/I153718931"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110217608","display_name":"W.B. Jone","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wen B. Jone","raw_affiliation_strings":["Dept. of Computer Science and Information Engineering, National Chung Cheng University, Taiwan, Chiayi 62107"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Information Engineering, National Chung Cheng University, Taiwan, Chiayi 62107","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048076896","display_name":"Amiya Nayak","orcid":"https://orcid.org/0000-0002-4605-0500"},"institutions":[{"id":"https://openalex.org/I67031392","display_name":"Carleton University","ror":"https://ror.org/02qtvee93","country_code":"CA","type":"education","lineage":["https://openalex.org/I67031392"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Amiya R. Nayak","raw_affiliation_strings":["School of Computer Science, Carleton University, Ottawa, Ontario KIS 5B6"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, Carleton University, Ottawa, Ontario KIS 5B6","institution_ids":["https://openalex.org/I67031392"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.11996091,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":"2","first_page":"191","last_page":"201"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signature","display_name":"Signature (topology)","score":0.8021255731582642},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7008074522018433},{"id":"https://openalex.org/keywords/compaction","display_name":"Compaction","score":0.5971037149429321},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5447810292243958},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5032834410667419},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4353767931461334},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.32188183069229126},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2903844714164734},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2577711045742035},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23026004433631897},{"id":"https://openalex.org/keywords/geology","display_name":"Geology","score":0.08359125256538391},{"id":"https://openalex.org/keywords/geotechnical-engineering","display_name":"Geotechnical engineering","score":0.08122953772544861}],"concepts":[{"id":"https://openalex.org/C2779696439","wikidata":"https://www.wikidata.org/wiki/Q7512811","display_name":"Signature (topology)","level":2,"score":0.8021255731582642},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7008074522018433},{"id":"https://openalex.org/C196715460","wikidata":"https://www.wikidata.org/wiki/Q1414356","display_name":"Compaction","level":2,"score":0.5971037149429321},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5447810292243958},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5032834410667419},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4353767931461334},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.32188183069229126},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2903844714164734},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2577711045742035},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23026004433631897},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.08359125256538391},{"id":"https://openalex.org/C187320778","wikidata":"https://www.wikidata.org/wiki/Q1349130","display_name":"Geotechnical engineering","level":1,"score":0.08122953772544861},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1998/45472","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/45472","pdf_url":"https://downloads.hindawi.com/archive/1998/045472.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1998/45472","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/45472","pdf_url":"https://downloads.hindawi.com/archive/1998/045472.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4399999976158142}],"awards":[{"id":"https://openalex.org/G2801212107","display_name":null,"funder_award_id":"A 4750","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"}],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2004437630.pdf","grobid_xml":"https://content.openalex.org/works/W2004437630.grobid-xml"},"referenced_works_count":14,"referenced_works":["https://openalex.org/W170988336","https://openalex.org/W1967664042","https://openalex.org/W2007816627","https://openalex.org/W2048625054","https://openalex.org/W2064119288","https://openalex.org/W2067328529","https://openalex.org/W2074357681","https://openalex.org/W2082758488","https://openalex.org/W2109678242","https://openalex.org/W2142682203","https://openalex.org/W3204584380","https://openalex.org/W6608461831","https://openalex.org/W6652226520","https://openalex.org/W6676363538"],"related_works":["https://openalex.org/W2124030650","https://openalex.org/W4232477441","https://openalex.org/W2102771100","https://openalex.org/W2115073733","https://openalex.org/W1995595470","https://openalex.org/W2167371017","https://openalex.org/W1971099700","https://openalex.org/W2110221285","https://openalex.org/W94095720","https://openalex.org/W1957262448"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"focus":[4],"on":[5,60],"the":[6,33,72],"use":[7],"of":[8,16],"signature\u2010based":[9],"output":[10],"compaction":[11],"technique":[12],"for":[13,22,48],"built\u2010in":[14],"self\u2010testing":[15],"VLSI":[17,74],"circuits.":[18,63],"We":[19],"give":[20],"algorithm":[21],"single\u2010output":[23],"and":[24,44,51],"multiple\u2010output":[25],"signature":[26,37,43,65],"generation":[27],"using":[28,71],"exhaustive":[29],"test":[30],"patterns":[31],"extending":[32],"syndrome":[34],"conccpt.":[35],"The":[36,64],"wc":[38],"develop":[39],"is":[40,45],"a":[41],"functional":[42],"very":[46],"effective":[47],"both":[49],"input":[50],"internal":[52],"line":[53],"fault":[54],"detection,":[55],"as":[56],"seen":[57],"from":[58],"simulation":[59],"various":[61],"benchmark":[62],"generators":[66],"can":[67],"bc":[68],"easily":[69],"implemented":[70],"current":[73],"technology.":[75]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}