{"id":"https://openalex.org/W2150132786","doi":"https://doi.org/10.1155/1998/38483","title":"Placement and Routing for Performance\u2010Oriented FPGA Layout","display_name":"Placement and Routing for Performance\u2010Oriented FPGA Layout","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W2150132786","doi":"https://doi.org/10.1155/1998/38483","mag":"2150132786"},"language":"en","primary_location":{"id":"doi:10.1155/1998/38483","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/38483","pdf_url":"https://downloads.hindawi.com/archive/1998/038483.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1998/038483.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047182796","display_name":"Michael J. Alexander","orcid":"https://orcid.org/0000-0003-4893-7145"},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael J. Alexander","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA 99164-2752, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA 99164-2752, USA","institution_ids":["https://openalex.org/I72951846"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114247262","display_name":"James P. Cohoon","orcid":null},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James P. Cohoon","raw_affiliation_strings":["Department of Computer Science, University of Virginia, Charlottesville, VA 22903-2442, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Virginia, Charlottesville, VA 22903-2442, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049488583","display_name":"Joseph L. Ganley","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph L. Ganley","raw_affiliation_strings":["Cadence Design Systems, lnc., San Jose, CA 95134-1937, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, lnc., San Jose, CA 95134-1937, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027603986","display_name":"Gabriel Robins","orcid":null},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gabriel Robins","raw_affiliation_strings":["Department of Computer Science, University of Virginia, Charlottesville, VA 22903-2442, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Virginia, Charlottesville, VA 22903-2442, USA","institution_ids":["https://openalex.org/I51556381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4696,"has_fulltext":true,"cited_by_count":13,"citation_normalized_percentile":{"value":0.68743712,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"7","issue":"1","first_page":"97","last_page":"110"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7959029674530029},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.7601245641708374},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7413927316665649},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6622847318649292},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5164492130279541},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.4948212504386902},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45179083943367004},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.44681859016418457},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4412318766117096},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.428140252828598},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4166424870491028},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41248393058776855},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4042244553565979},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30028873682022095},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.19575920701026917},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.15144440531730652},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12814012169837952},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.08453309535980225}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7959029674530029},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.7601245641708374},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7413927316665649},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6622847318649292},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5164492130279541},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.4948212504386902},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45179083943367004},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.44681859016418457},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4412318766117096},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.428140252828598},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4166424870491028},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41248393058776855},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4042244553565979},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30028873682022095},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.19575920701026917},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.15144440531730652},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12814012169837952},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.08453309535980225},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/1998/38483","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/38483","pdf_url":"https://downloads.hindawi.com/archive/1998/038483.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.54.7298","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.54.7298","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.virginia.edu/~robins/papers/vlsi_design_camera.ps","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1155/1998/38483","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/38483","pdf_url":"https://downloads.hindawi.com/archive/1998/038483.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4503708987","display_name":"Constructing One Hundred Point Rectilinear Steiner Minimal  Trees","funder_award_id":"9224789","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G533484309","display_name":"NSF Young Investigator: New Directions in High-Performance  VLSI Layout","funder_award_id":"9457412","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7197480624","display_name":"Next Generation Research in Physical Design","funder_award_id":"9107717","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2150132786.pdf","grobid_xml":"https://content.openalex.org/works/W2150132786.grobid-xml"},"referenced_works_count":44,"referenced_works":["https://openalex.org/W55191700","https://openalex.org/W66657785","https://openalex.org/W151254120","https://openalex.org/W288077533","https://openalex.org/W1487790691","https://openalex.org/W1508968487","https://openalex.org/W1578824783","https://openalex.org/W1597088765","https://openalex.org/W1604136049","https://openalex.org/W1975290397","https://openalex.org/W1978998136","https://openalex.org/W1980746862","https://openalex.org/W1988808425","https://openalex.org/W1989060364","https://openalex.org/W2018080352","https://openalex.org/W2024060531","https://openalex.org/W2038187549","https://openalex.org/W2039661884","https://openalex.org/W2040996538","https://openalex.org/W2096664649","https://openalex.org/W2107375256","https://openalex.org/W2113669717","https://openalex.org/W2117492357","https://openalex.org/W2123199221","https://openalex.org/W2124456496","https://openalex.org/W2125690626","https://openalex.org/W2125976271","https://openalex.org/W2132275486","https://openalex.org/W2137806747","https://openalex.org/W2138537931","https://openalex.org/W2140055763","https://openalex.org/W2144122197","https://openalex.org/W2177095534","https://openalex.org/W2210402357","https://openalex.org/W2340149117","https://openalex.org/W2541217327","https://openalex.org/W2567036002","https://openalex.org/W2586042836","https://openalex.org/W3100068060","https://openalex.org/W3148768274","https://openalex.org/W4238802929","https://openalex.org/W4245077401","https://openalex.org/W4254162621","https://openalex.org/W4302334632"],"related_works":["https://openalex.org/W2156550631","https://openalex.org/W1662355208","https://openalex.org/W2154678818","https://openalex.org/W2185927297","https://openalex.org/W2376726667","https://openalex.org/W2155675690","https://openalex.org/W1571681534","https://openalex.org/W1563562883","https://openalex.org/W4254162621","https://openalex.org/W2391887037"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,24],"performance\u2010oriented":[4],"placement":[5,19],"and":[6,20,23,37,59],"routing":[7],"tool":[8,31],"for":[9,17,27],"field\u2010programmable":[10],"gate":[11],"arrays.":[12],"Using":[13],"recursive":[14],"geometric":[15],"partitioning":[16],"simultaneous":[18],"global":[21],"routing,":[22,29],"graph\u2010based":[25],"strategy":[26],"detailed":[28],"our":[30],"optimizes":[32],"source\u2010sink":[33],"pathlengths,":[34],"channel":[35,54],"width":[36,55],"total":[38],"wirelength.":[39],"Our":[40],"results":[41],"compare":[42],"favorably":[43],"with":[44],"other":[45],"FPGA":[46],"layout":[47],"tools,":[48],"as":[49],"measured":[50],"by":[51],"the":[52],"maximum":[53],"required":[56],"to":[57],"place":[58],"route":[60],"several":[61],"benchmarks.":[62]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-08-15T07:11:24.734988","created_date":"2025-10-10T00:00:00"}