{"id":"https://openalex.org/W1994212518","doi":"https://doi.org/10.1155/1998/37237","title":"On Self\u2010Checking Design of CMOS Circuits for Multiple Faults","display_name":"On Self\u2010Checking Design of CMOS Circuits for Multiple Faults","publication_year":1995,"publication_date":"1995-10-10","ids":{"openalex":"https://openalex.org/W1994212518","doi":"https://doi.org/10.1155/1998/37237","mag":"1994212518"},"language":"en","primary_location":{"id":"doi:10.1155/1998/37237","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/37237","pdf_url":"https://downloads.hindawi.com/archive/1998/037237.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1998/037237.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075104550","display_name":"F.Y. Busaba","orcid":null},"institutions":[{"id":"https://openalex.org/I35777872","display_name":"North Carolina Agricultural and Technical State University","ror":"https://ror.org/02aze4h65","country_code":"US","type":"education","lineage":["https://openalex.org/I35777872"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fadi Busaba","raw_affiliation_strings":["Department of Electrical Engineering, North Carolina A and T State University, Greensboro, NC 27411, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, North Carolina A and T State University, Greensboro, NC 27411, USA","institution_ids":["https://openalex.org/I35777872"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111510680","display_name":"P.K. Lala","orcid":null},"institutions":[{"id":"https://openalex.org/I35777872","display_name":"North Carolina Agricultural and Technical State University","ror":"https://ror.org/02aze4h65","country_code":"US","type":"education","lineage":["https://openalex.org/I35777872"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Parag K. Lala","raw_affiliation_strings":["Department of Electrical Engineering, North Carolina A and T State University, Greensboro, NC 27411, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, North Carolina A and T State University, Greensboro, NC 27411, USA","institution_ids":["https://openalex.org/I35777872"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113839156","display_name":"Alvernon Walker","orcid":null},"institutions":[{"id":"https://openalex.org/I35777872","display_name":"North Carolina Agricultural and Technical State University","ror":"https://ror.org/02aze4h65","country_code":"US","type":"education","lineage":["https://openalex.org/I35777872"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alvernon Walker","raw_affiliation_strings":["Department of Electrical Engineering, North Carolina A and T State University, Greensboro, NC 27411, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, North Carolina A and T State University, Greensboro, NC 27411, USA","institution_ids":["https://openalex.org/I35777872"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I35777872"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.11406844,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"7","issue":"2","first_page":"151","last_page":"161"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7280235886573792},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5433036684989929},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5244612693786621},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5210256576538086},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24966585636138916},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2117934226989746}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7280235886573792},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5433036684989929},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5244612693786621},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5210256576538086},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24966585636138916},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2117934226989746}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1998/37237","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/37237","pdf_url":"https://downloads.hindawi.com/archive/1998/037237.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1998/37237","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/37237","pdf_url":"https://downloads.hindawi.com/archive/1998/037237.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8700000047683716}],"awards":[{"id":"https://openalex.org/G3134759756","display_name":null,"funder_award_id":"N000149410462","funder_id":"https://openalex.org/F4320337345","funder_display_name":"Office of Naval Research"}],"funders":[{"id":"https://openalex.org/F4320337345","display_name":"Office of Naval Research","ror":"https://ror.org/00rk2pe57"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1994212518.pdf","grobid_xml":"https://content.openalex.org/works/W1994212518.grobid-xml"},"referenced_works_count":14,"referenced_works":["https://openalex.org/W111642777","https://openalex.org/W133909868","https://openalex.org/W1487244328","https://openalex.org/W1595174839","https://openalex.org/W1980561377","https://openalex.org/W2043905562","https://openalex.org/W2046817879","https://openalex.org/W2100494699","https://openalex.org/W2124787389","https://openalex.org/W2137285106","https://openalex.org/W2154418718","https://openalex.org/W2159301721","https://openalex.org/W4235905664","https://openalex.org/W6605426720"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W3014521742","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W2109445684","https://openalex.org/W2081082331","https://openalex.org/W4241196849"],"abstract_inverted_index":{"A":[0],"technique":[1,89],"for":[2,12,23,80,90],"designing":[3,91],"totally":[4,69],"self\u2010checking":[5],"(TSC)":[6],"FCMOS":[7,57,94],"(Fully":[8],"Complementary":[9],"MOS)":[10],"designs":[11],"multiple":[13,39,46,48,52],"faults":[14,40],"is":[15],"presented":[16],"in":[17,42],"this":[18,43],"paper.":[19],"The":[20,38],"existing":[21],"techniques":[22],"self":[24],"checking":[25],"design":[26],"consider":[27],"only":[28],"single":[29],"faults,":[30],"and":[31,51,77],"suffer":[32],"from":[33,56],"high":[34],"silicon":[35],"area":[36],"overhead.":[37],"considered":[41],"paper":[44,85],"are":[45],"breaks,":[47],"transistors":[49,53],"stuck\u2010offs":[50],"stuck\u2010ons.":[54],"Starting":[55],"design,":[58],"small":[59],"modifications":[60],"(addition":[61],"of":[62],"two\u2010weak":[63],"transistors)":[64],"make":[65],"the":[66,74,81],"original":[67],"circuit":[68],"self\u2010checking.":[70],"Experiemntal":[71],"results":[72],"show":[73],"overhead,":[75],"delay":[76],"power":[78],"consumption":[79],"proposed":[82],"technique.":[83],"This":[84],"also":[86],"presents":[87],"a":[88],"multistage":[92],"TSC":[93],"circuits.":[95]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-08-15T07:11:24.734988","created_date":"2025-10-10T00:00:00"}