{"id":"https://openalex.org/W2051367986","doi":"https://doi.org/10.1155/1998/34910","title":"Minimum Crosstalk Vertical Layer Assignment for Three\u2010Layer VHV Channel Routing","display_name":"Minimum Crosstalk Vertical Layer Assignment for Three\u2010Layer VHV Channel Routing","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W2051367986","doi":"https://doi.org/10.1155/1998/34910","mag":"2051367986"},"language":"en","primary_location":{"id":"doi:10.1155/1998/34910","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/34910","pdf_url":"https://downloads.hindawi.com/archive/1998/034910.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1998/034910.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111756294","display_name":"Shashidhar Thakur","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]},{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["CH","IN","US"],"is_corresponding":true,"raw_author_name":"Shashidhar Thakur","raw_affiliation_strings":["Department of Computer Sciences, University of Texas, Austin, Texas 78712","Synopsys Inc","Indian Institute of Technology, Bombay","University of Texas at Austin"],"affiliations":[{"raw_affiliation_string":"Department of Computer Sciences, University of Texas, Austin, Texas 78712","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Synopsys Inc","institution_ids":["https://openalex.org/I1335490905"]},{"raw_affiliation_string":"Indian Institute of Technology, Bombay","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"University of Texas at Austin","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061862022","display_name":"Kai-Yuan Chao","orcid":"https://orcid.org/0009-0006-1057-1319"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kai-Yuan Chao","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas, Austin, Texas 78712","University of Texas at Austin"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas, Austin, Texas 78712","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"University of Texas at Austin","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053378706","display_name":"Martin D. F. Wong","orcid":"https://orcid.org/0000-0001-8274-9688"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]},{"id":"https://openalex.org/I4400573203","display_name":"Nature Inspires Creativity Engineers Lab","ror":"https://ror.org/02bczqy30","country_code":null,"type":"facility","lineage":["https://openalex.org/I201841394","https://openalex.org/I4400573203"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. F. Wong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas, Austin, Texas 78712","Coordinated Science Lab"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas, Austin, Texas 78712","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Coordinated Science Lab","institution_ids":["https://openalex.org/I4400573203"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5111756294"],"corresponding_institution_ids":["https://openalex.org/I1335490905","https://openalex.org/I162827531","https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.15057546,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":"1","first_page":"73","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10374","display_name":"Advanced Graph Theory Research","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.8150615692138672},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6358261704444885},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5389450788497925},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.530580461025238},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.4949294924736023},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.47635698318481445},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46452271938323975},{"id":"https://openalex.org/keywords/routing-algorithm","display_name":"Routing algorithm","score":0.45963412523269653},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4548114836215973},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.43790730834007263},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.41484421491622925},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39825719594955444},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3968038558959961},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3453102707862854},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28815147280693054},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24136069416999817},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22590187191963196},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.21623966097831726},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.15121641755104065},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.13295501470565796}],"concepts":[{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.8150615692138672},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6358261704444885},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5389450788497925},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.530580461025238},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.4949294924736023},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.47635698318481445},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46452271938323975},{"id":"https://openalex.org/C2984173633","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Routing algorithm","level":4,"score":0.45963412523269653},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4548114836215973},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.43790730834007263},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.41484421491622925},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39825719594955444},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3968038558959961},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3453102707862854},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28815147280693054},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24136069416999817},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22590187191963196},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.21623966097831726},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.15121641755104065},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.13295501470565796}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1998/34910","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/34910","pdf_url":"https://downloads.hindawi.com/archive/1998/034910.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1998/34910","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/34910","pdf_url":"https://downloads.hindawi.com/archive/1998/034910.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2051367986.pdf","grobid_xml":"https://content.openalex.org/works/W2051367986.grobid-xml"},"referenced_works_count":14,"referenced_works":["https://openalex.org/W1987980734","https://openalex.org/W2053913299","https://openalex.org/W2097774291","https://openalex.org/W2106415566","https://openalex.org/W2120599026","https://openalex.org/W2131655821","https://openalex.org/W2140685354","https://openalex.org/W4229612144","https://openalex.org/W4251976205","https://openalex.org/W6647480571","https://openalex.org/W6654427812","https://openalex.org/W6677676771","https://openalex.org/W6680483745","https://openalex.org/W7008583937"],"related_works":["https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576","https://openalex.org/W1551902604","https://openalex.org/W2130626635","https://openalex.org/W2805085688","https://openalex.org/W2060294586","https://openalex.org/W4250593837","https://openalex.org/W2381394401","https://openalex.org/W2059364457"],"abstract_inverted_index":{"With":[0],"the":[1,7,18,30,37,44,51,60,69,76,99,107,119],"increasing":[2],"density":[3],"of":[4,20,32,106],"VLSI":[5],"circuits,":[6],"interconnection":[8],"wires":[9,24,97,133,139],"are":[10],"getting":[11],"packed":[12],"even":[13],"closer.":[14],"This":[15],"has":[16,46,121],"increased":[17],"effect":[19],"interaction":[21],"between":[22,71,95,132,138],"these":[23],"on":[25,98,103,140],"circuit":[26],"performance":[27],"and":[28,137],"hence,":[29],"importance":[31],"controlling":[33],"crosstalk.":[34],"We":[35,87,124],"consider":[36,130],"gridded":[38],"channel":[39,45,77,120],"routing":[40,48],"problem":[41],"where,":[42],"specifically,":[43],"3":[47],"layers":[49],"in":[50,75,109,134],"VHV":[52],"configuration.":[53],"Given":[54],"a":[55],"horizontal":[56],"track":[57],"assignment":[58,84],"for":[59,67,85,157],"nets,":[61],"we":[62,144],"present":[63],"an":[64,80,89],"optimal":[65,81],"algorithm":[66,90,128],"minimizing":[68],"crosstalk":[70,94,131,154],"vertical":[72,82,96],"wiring":[73],"segments":[74],"by":[78],"finding":[79],"layer":[83,102],"them.":[86],"give":[88],"that":[91],"minimizes":[92],"total":[93],"same":[100],"V":[101],"adjacent":[104],"columns":[105,136],"grid":[108],"O":[110,115],"(\u03bd":[111],"log\u03bd)":[112],"time":[113],"using":[114],"(\u03bd)":[116],"memory,":[117],"where":[118],"\u03bd":[122],"columns.":[123],"then":[125],"extend":[126],"this":[127],"to":[129,152],"nonadjacent":[135],"different":[141],"layers.":[142],"Finally,":[143],"show":[145],"how":[146],"our":[147],"algorithms":[148],"can":[149],"be":[150],"extended":[151],"take":[153],"tolerance":[155],"specifications":[156],"nets":[158],"into":[159],"account.":[160]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}