{"id":"https://openalex.org/W2100173474","doi":"https://doi.org/10.1155/1998/32654","title":"SCOAP\u2010based Testability Analysis from Hierarchical Netlists","display_name":"SCOAP\u2010based Testability Analysis from Hierarchical Netlists","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W2100173474","doi":"https://doi.org/10.1155/1998/32654","mag":"2100173474"},"language":"en","primary_location":{"id":"doi:10.1155/1998/32654","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/32654","pdf_url":"https://downloads.hindawi.com/archive/1998/032654.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1998/032654.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036733255","display_name":"C.P. Ravikumar","orcid":"https://orcid.org/0000-0003-0809-5545"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"C. P. Ravikumar","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, New Delhi 110016"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, New Delhi 110016","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033315864","display_name":"H. Joshi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Joshi","raw_affiliation_strings":["Synopsys, Inc., Milipitas, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Milipitas, CA","institution_ids":["https://openalex.org/I4210088951"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.369,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.66503787,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"7","issue":"2","first_page":"131","last_page":"141"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9836000204086304,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.8031467795372009},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5610494613647461},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5148681402206421},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.45087265968322754},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17492473125457764}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.8031467795372009},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5610494613647461},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5148681402206421},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.45087265968322754},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17492473125457764}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1998/32654","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/32654","pdf_url":"https://downloads.hindawi.com/archive/1998/032654.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1998/32654","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/32654","pdf_url":"https://downloads.hindawi.com/archive/1998/032654.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320324473","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2100173474.pdf","grobid_xml":"https://content.openalex.org/works/W2100173474.grobid-xml"},"referenced_works_count":6,"referenced_works":["https://openalex.org/W1967749556","https://openalex.org/W1978303825","https://openalex.org/W2149020879","https://openalex.org/W2162256736","https://openalex.org/W2163100824","https://openalex.org/W2168726682"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W3037788266","https://openalex.org/W2157191248","https://openalex.org/W2150046587","https://openalex.org/W2142405811","https://openalex.org/W2114980936","https://openalex.org/W2164493372","https://openalex.org/W1594445436","https://openalex.org/W2128920253","https://openalex.org/W2164349885"],"abstract_inverted_index":{"Circuits":[0],"of":[1,22,42,55,59,68,75,104,116,122,137],"VLSI":[2],"complexity":[3],"are":[4],"designed":[5],"using":[6],"modules":[7,155],"such":[8,23],"as":[9,135],"adders,":[10],"multipliers,":[11],"register":[12],"files,":[13],"memories,":[14],"multiplexers,":[15],"and":[16,37,45,52,93,133,160,178,188],"busses.":[17],"During":[18],"the":[19,60,69,77,98,120,138,149,154,158,162],"high\u2010level":[20],"design":[21],"a":[24,91,105,166,175,197],"circuit,":[25,159],"it":[26],"is":[27],"important":[28],"to":[29,32,81],"be":[30,131],"able":[31],"consider":[33],"several":[34,183],"alternative":[35],"designs":[36],"compare":[38],"them":[39],"on":[40,65,174,182],"counts":[41],"area,":[43],"performance,":[44],"testability.":[46],"While":[47],"tools":[48,63],"exist":[49],"for":[50,96,126,153],"area":[51],"delay":[53],"estimation":[54],"module\u2010level":[56],"circuits,":[57,185],"most":[58],"testability":[61,84,102,144],"analysis":[62,145],"work":[64],"gate\u2010level":[66],"descriptions":[67],"circuit.":[70],"Thus":[71],"an":[72],"expensive":[73],"operation":[74],"flattening":[76],"circuit":[78,106],"becomes":[79],"necessary":[80],"carry":[82],"out":[83],"analysis.":[85],"In":[86],"this":[87],"paper,":[88],"we":[89,179],"describe":[90],"time":[92],"space\u2010efficient":[94],"technique":[95],"evaluating":[97],"well":[99],"known":[100],"SCOAP":[101,123,150,163],"measure":[103,164],"from":[107],"its":[108],"hierarchical":[109,143],"description":[110],"with":[111],"two":[112],"or":[113],"more":[114],"levels":[115],"hierarchy.":[117],"We":[118,190],"introduce":[119],"notion":[121],"Expression":[124],"Diagrams":[125],"functional":[127],"modules,":[128],"which":[129],"can":[130],"precomputed":[132],"stored":[134],"part":[136],"module":[139],"data":[140],"base.":[141],"Our":[142],"program,":[146],"HISCOAP,":[147],"reads":[148],"expression":[151],"diagrams":[152],"used":[156],"in":[157,165],"evaluates":[161],"systematic":[167],"manner.":[168],"The":[169],"program":[170],"has":[171,196],"been":[172],"implemented":[173],"Sun/SPARC":[176],"workstation,":[177],"present":[180],"results":[181],"benchmark":[184],"both":[186],"combinational":[187],"sequential.":[189],"show":[191],"that":[192],"our":[193],"algorithm":[194],"also":[195],"straightforward":[198],"parallel":[199],"realization.":[200]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}