{"id":"https://openalex.org/W1980733246","doi":"https://doi.org/10.1155/1998/26574","title":"On Rectilinear Distance\u2010Preserving Trees","display_name":"On Rectilinear Distance\u2010Preserving Trees","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W1980733246","doi":"https://doi.org/10.1155/1998/26574","mag":"1980733246"},"language":"en","primary_location":{"id":"doi:10.1155/1998/26574","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/26574","pdf_url":"https://downloads.hindawi.com/archive/1998/026574.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1998/026574.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004736948","display_name":"Gustavo T\u00e8llez","orcid":null},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gustavo E. T\u00e9llez","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL 60208, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL 60208, USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078132977","display_name":"Majid Sarrafzadeh","orcid":"https://orcid.org/0000-0001-8407-8689"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Majid Sarrafzadeh","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL 60208, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL 60208, USA","institution_ids":["https://openalex.org/I111979921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I111979921"],"apc_list":null,"apc_paid":null,"fwci":0.9294,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71914793,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":"1","first_page":"15","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10374","display_name":"Advanced Graph Theory Research","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6553661823272705},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46297094225883484},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.323810338973999}],"concepts":[{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6553661823272705},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46297094225883484},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.323810338973999}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1998/26574","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/26574","pdf_url":"https://downloads.hindawi.com/archive/1998/026574.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1998/26574","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/26574","pdf_url":"https://downloads.hindawi.com/archive/1998/026574.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6964260690","display_name":"Algorithm Design for VLSI Layout","funder_award_id":"9207267","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1980733246.pdf","grobid_xml":"https://content.openalex.org/works/W1980733246.grobid-xml"},"referenced_works_count":18,"referenced_works":["https://openalex.org/W1524855799","https://openalex.org/W1578824783","https://openalex.org/W1722048720","https://openalex.org/W1940299996","https://openalex.org/W1988808425","https://openalex.org/W2005314985","https://openalex.org/W2064086982","https://openalex.org/W2069712919","https://openalex.org/W2087275089","https://openalex.org/W2141105412","https://openalex.org/W2144677702","https://openalex.org/W2156568500","https://openalex.org/W4255880171","https://openalex.org/W6634490579","https://openalex.org/W6666847974","https://openalex.org/W6667846912","https://openalex.org/W6680985272","https://openalex.org/W6681378496"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W2350741829"],"abstract_inverted_index":{"Given":[0],"a":[1,15,19,29,110,140,232],"set":[2],"of":[3,47,99,113,161,189,192,257,285],"terminals":[4,36,258],"on":[5,196,220],"the":[6,42,45,56,72,97,102,114,137,150,162,186,190,193,203,255,278,296],"plane":[7],"N":[8],"=":[9],"{s,":[10],"\u03bd1,":[11],"\u2026,":[12],"\u03bdn},":[13],"with":[14,119,248],"source":[16,49,61,79],"terminal":[17],"s,":[18,33],"Rectilinear":[20,67,235],"Distance\u2010Preserving":[21,68],"Tree":[22,69],"(RDPT)":[23],"T(V,":[24],"E)":[25],"is":[26,53,123,134,166,185,259],"defined":[27],"as":[28],"tree":[30,238],"rooted":[31],"at":[32],"connecting":[34],"all":[35],"in":[37,96,116,139,251,289],"N.":[38],"An":[39],"RDPT":[40,194,229,280],"has":[41,171,210],"property":[43],"that":[44,60,244,295],"length":[46,75],"every":[48],"to":[50,55,80,277,287],"sink":[51,81],"path":[52],"equal":[54],"rectilinear":[57],"distance":[58],"between":[59],"and":[62,145,156,225],"sink.":[63],"A":[64,105,125,159],"Min\u2010":[65],"Cost":[66,234],"(MRDPT)":[70],"minimizes":[71],"total":[73,252,290],"wire":[74],"while":[76],"maintaining":[77],"minimal":[78],"linear":[82],"delay,":[83],"making":[84],"it":[85],"suitable":[86,267],"for":[87,109,136,149,177,268],"high":[88],"performance":[89],"interconnect":[90],"applications.":[91,271],"This":[92,199,263],"paper":[93],"studies":[94],"problems":[95],"construction":[98,230],"RDPTs,":[100],"including":[101],"following":[103],"contributions.":[104],"new":[106],"exact":[107],"algorithm":[108,153,170,276,282],"restricted":[111],"version":[112],"problem":[115,138,165,195],"one":[117,197],"quadrant":[118,163,206],"O(n2)":[120],"time":[121,147,172,187,214],"complexity":[122,148,173,188],"proposed.":[124,167],"novel":[126],"heuristic":[127,152,228],"algorithm,":[128],"which":[129,209],"uses":[130],"optimally":[131],"solvable":[132],"sub\u2010problems,":[133],"proposed":[135,151,169,298],"single":[141],"quadrant.":[142,198],"The":[143,168],"average":[144],"worst\u2010case":[146],"are":[154,246],"O(n3/2)":[155],"O(n3),":[157],"respectively.":[158],"2\u2010approximation":[160],"merging":[164,207],"O(\u03b12T(n)":[174],"+":[175,212],"\u03b13)":[176],"any":[178],"constant":[179],"\u03b1":[180],">":[181],"1,":[182],"where":[183],"T(n)":[184],"solution":[191,208],"result":[200,264],"improves":[201],"over":[202],"best":[204],"previous":[205],"O(n2T(n)":[211],"n3)":[213],"complexity.":[215],"We":[216,272],"test":[217],"our":[218,227,275],"algorithms":[219,297],"randomly":[221],"uniform":[222],"point":[223],"sets":[224],"compare":[226,274],"against":[231],"Minimum":[233],"Steiner":[236,249],"(MRST)":[237],"approximation":[239,281],"algorithm.":[240],"Our":[241],"results":[242],"show":[243,294],"RDPTs":[245,266],"competitive":[247],"trees":[250],"wire\u2010length":[253],"when":[254],"number":[256],"less":[260],"than":[261],"32.":[262],"makes":[265],"VLSI":[269],"routing":[270],"also":[273],"Rao\u2010Shor":[279],"obtaining":[283],"improvements":[284],"up":[286],"10%":[288],"wirelength.":[291],"These":[292],"comparisons":[293],"herein":[299],"produce":[300],"promising":[301],"results.":[302]},"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}