{"id":"https://openalex.org/W2085486303","doi":"https://doi.org/10.1155/1998/24951","title":"Design of CMOS PSCD Circuits and Checkers forStuck\u2010At and Stuck\u2010On Faults","display_name":"Design of CMOS PSCD Circuits and Checkers forStuck\u2010At and Stuck\u2010On Faults","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W2085486303","doi":"https://doi.org/10.1155/1998/24951","mag":"2085486303"},"language":"en","primary_location":{"id":"doi:10.1155/1998/24951","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/24951","pdf_url":"https://downloads.hindawi.com/archive/1998/024951.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1998/024951.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085015320","display_name":"Yeong-Ruey Shieh","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yeong-Ruey Shieh","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu 300"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu 300","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075548524","display_name":"Cheng\u2010Wen Wu","orcid":"https://orcid.org/0000-0001-8614-7908"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Cheng-Wen Wu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu 300"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu 300","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5075548524"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.17180729,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"5","issue":"4","first_page":"357","last_page":"372"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7402165532112122},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5748467445373535},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5347921252250671},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47846055030822754},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30309244990348816},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2861955761909485}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7402165532112122},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5748467445373535},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5347921252250671},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47846055030822754},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30309244990348816},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2861955761909485}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/1998/24951","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/24951","pdf_url":"https://downloads.hindawi.com/archive/1998/024951.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:fe5b588d2d9040eea9afbc917bc907e3","is_oa":true,"landing_page_url":"https://doaj.org/article/fe5b588d2d9040eea9afbc917bc907e3","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI Design, Vol 5, Iss 4, Pp 357-372 (1998)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/1998/24951","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/24951","pdf_url":"https://downloads.hindawi.com/archive/1998/024951.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7863819610","display_name":null,"funder_award_id":"R.O.C","funder_id":"https://openalex.org/F4320321040","funder_display_name":"National Science Council"}],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2085486303.pdf","grobid_xml":"https://content.openalex.org/works/W2085486303.grobid-xml"},"referenced_works_count":28,"referenced_works":["https://openalex.org/W122496158","https://openalex.org/W127812686","https://openalex.org/W133909868","https://openalex.org/W186179651","https://openalex.org/W1937706874","https://openalex.org/W2043905562","https://openalex.org/W2048680630","https://openalex.org/W2061868201","https://openalex.org/W2077826339","https://openalex.org/W2096380375","https://openalex.org/W2098071322","https://openalex.org/W2100742598","https://openalex.org/W2102785640","https://openalex.org/W2105872644","https://openalex.org/W2110771569","https://openalex.org/W2124787389","https://openalex.org/W2130475334","https://openalex.org/W2146509701","https://openalex.org/W2149278235","https://openalex.org/W2151493503","https://openalex.org/W2154674560","https://openalex.org/W2167279530","https://openalex.org/W2171378719","https://openalex.org/W2184512284","https://openalex.org/W2294992653","https://openalex.org/W4255251068","https://openalex.org/W6604992875","https://openalex.org/W6642089476"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W3014521742","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W2109445684","https://openalex.org/W2081082331","https://openalex.org/W4241196849"],"abstract_inverted_index":{"We":[0],"present":[1],"in":[2,21,65,76],"this":[3],"paper":[4],"an":[5],"approach":[6],"to":[7,23,50],"designing":[8],"partially":[9],"strongly":[10],"code\u2010disjoint":[11],"(PSCD)":[12],"CMOS":[13],"circuits":[14],"and":[15,87,97,112],"checkers,":[16],"considering":[17],"transistor":[18],"stuck\u2010on":[19,53],"faults":[20,54,64,75],"addition":[22],"gate\u2010level":[24],"stuck\u2010at":[25],"faults.":[26],"Our":[27],"design\u2010for\u2010testability":[28],"(DFT)":[29],"technique":[30,107],"requires":[31],"only":[32,60],"a":[33,46,80,94,98,125],"small":[34],"number":[35],"of":[36,117],"extra":[37],"transistors":[38],"for":[39,83],"monitoring":[40],"abnormal":[41],"static":[42],"currents,":[43],"coupled":[44],"with":[45],"simple":[47],"clocking":[48],"scheme,":[49],"detect":[51,62,72],"the":[52,63,66,105,115,118],"concurrently.":[55],"The":[56],"DFT":[57],"circuitry":[58],"not":[59],"can":[61,71],"functional":[67],"circuit":[68,88],"but":[69],"also":[70],"or":[73],"tolerate":[74],"itself,":[77],"making":[78],"it":[79],"good":[81],"candidate":[82],"checker":[84,102,128],"design.":[85],"Switch":[86],"level":[89],"simulations":[90],"were":[91],"performed":[92],"on":[93],"sample":[95,99],"circuit,":[96],"4\u2010out\u2010of\u20108":[100],"code":[101],"chip":[103],"using":[104],"proposed":[106],"has":[108],"been":[109],"designed,":[110],"fabricated,":[111],"tested,":[113],"showing":[114],"correctness":[116],"method.":[119],"Performance":[120],"penalty":[121],"is":[122],"reduced":[123],"by":[124],"novel":[126],"BiCMOS":[127],"circuit.":[129]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-03-14T08:43:22.919905","created_date":"2016-06-24T00:00:00"}