{"id":"https://openalex.org/W2128920326","doi":"https://doi.org/10.1155/1998/20389","title":"Self\u2010Checking Combinational Circuits with UnidirectionallyIndependent Outputs","display_name":"Self\u2010Checking Combinational Circuits with UnidirectionallyIndependent Outputs","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W2128920326","doi":"https://doi.org/10.1155/1998/20389","mag":"2128920326"},"language":"en","primary_location":{"id":"doi:10.1155/1998/20389","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/20389","pdf_url":"https://downloads.hindawi.com/archive/1998/020389.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1998/020389.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030854275","display_name":"A. Morosow","orcid":null},"institutions":[{"id":"https://openalex.org/I176453806","display_name":"University of Potsdam","ror":"https://ror.org/03bnmw459","country_code":"DE","type":"education","lineage":["https://openalex.org/I176453806"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"A. Morosow","raw_affiliation_strings":["Department of Computer Science, Fault-Tolerant Group at the University Potsdam, P.O. Box 601553, Potsdam 14415"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Fault-Tolerant Group at the University Potsdam, P.O. Box 601553, Potsdam 14415","institution_ids":["https://openalex.org/I176453806"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054881208","display_name":"V.V. Saposhnikov","orcid":null},"institutions":[{"id":"https://openalex.org/I7888777","display_name":"Petersburg State Transport University","ror":"https://ror.org/02fh3dt13","country_code":"RU","type":"education","lineage":["https://openalex.org/I7888777"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"V. V. Saposhnikov","raw_affiliation_strings":["Railway-Transportation University of St. Petersburg, Pr. Moskovskij 9, Sankt-Petersburg"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Railway-Transportation University of St. Petersburg, Pr. Moskovskij 9, Sankt-Petersburg","institution_ids":["https://openalex.org/I7888777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054881208","display_name":"V.V. Saposhnikov","orcid":null},"institutions":[{"id":"https://openalex.org/I7888777","display_name":"Petersburg State Transport University","ror":"https://ror.org/02fh3dt13","country_code":"RU","type":"education","lineage":["https://openalex.org/I7888777"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Vl. V. Saposhnikov","raw_affiliation_strings":["Railway-Transportation University of St. Petersburg, Pr. Moskovskij 9, Sankt-Petersburg"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Railway-Transportation University of St. Petersburg, Pr. Moskovskij 9, Sankt-Petersburg","institution_ids":["https://openalex.org/I7888777"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112288143","display_name":"M. Goessel","orcid":null},"institutions":[{"id":"https://openalex.org/I176453806","display_name":"University of Potsdam","ror":"https://ror.org/03bnmw459","country_code":"DE","type":"education","lineage":["https://openalex.org/I176453806"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Goessel","raw_affiliation_strings":["Department of Computer Science, Fault-Tolerant Group at the University Potsdam, P.O. Box 601553, Potsdam 14415"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Fault-Tolerant Group at the University Potsdam, P.O. Box 601553, Potsdam 14415","institution_ids":["https://openalex.org/I176453806"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5030854275"],"corresponding_institution_ids":["https://openalex.org/I176453806"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":77,"citation_normalized_percentile":{"value":0.2075192,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"5","issue":"4","first_page":"333","last_page":"345"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7007042169570923},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.611245334148407},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5333253145217896},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43669992685317993},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34804460406303406},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.23502367734909058},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1644200086593628},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15707600116729736}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7007042169570923},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.611245334148407},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5333253145217896},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43669992685317993},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34804460406303406},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.23502367734909058},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1644200086593628},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15707600116729736}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1998/20389","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/20389","pdf_url":"https://downloads.hindawi.com/archive/1998/020389.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1998/20389","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/20389","pdf_url":"https://downloads.hindawi.com/archive/1998/020389.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2128920326.pdf","grobid_xml":"https://content.openalex.org/works/W2128920326.grobid-xml"},"referenced_works_count":9,"referenced_works":["https://openalex.org/W1533071485","https://openalex.org/W1595174839","https://openalex.org/W1913632539","https://openalex.org/W1985577581","https://openalex.org/W2002675672","https://openalex.org/W2036887642","https://openalex.org/W2073134434","https://openalex.org/W2120711185","https://openalex.org/W2174635824"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4241196849"],"abstract_inverted_index":{"In":[0,83],"this":[1,139],"paper":[2],"we":[3],"propose":[4],"a":[5,14,103,110,128,143,163],"structure":[6],"dependent":[7],"method":[8,183],"for":[9,108,138,186],"the":[10,22,39,84,121,167,170,173,176,181,187],"systematic":[11],"design":[12],"of":[13,25,45,51,67,79,90,102,123,127,153,162,169,175,180],"self\u2010checking":[15],"circuit":[16,56,130,145],"which":[17,30],"is":[18,62,118,147,184],"well":[19],"adapted":[20],"to":[21,38,64,76],"fault":[23,40],"model":[24,41],"single":[26],"gate":[27],"faults":[28],"and":[29,47],"can":[31,131,157],"be":[32,132,158],"used":[33],"in":[34],"test":[35],"mode.":[36],"According":[37],"considered,":[42],"maximal":[43,151],"groups":[44,89],"independent":[46,49,68,81,92,125,155],"unidirectionally":[48,80],"outputs":[50,73,93,99,126,156,174],"an":[52,114],"arbitrarily":[53],"given":[54,129],"combinational":[55],"are":[57,74,100,172],"determined.":[58,133],"A":[59,70,134],"parity":[60],"bit":[61],"added":[63,75],"every":[65,77],"group":[66,78],"outputs.":[69,82],"few":[71],"additional":[72,98],"error":[85,105],"free":[86],"case,":[87],"these":[88],"unidirectional":[91,104],"together":[94],"with":[95],"their":[96],"corresponding":[97],"elements":[101],"detecting":[106],"code;":[107],"example,":[109],"Berger":[111],"code":[112],"or":[113],"r\u2010out\u2010of\u2010s":[115],"code.":[116],"It":[117],"demonstrated":[119,185],"how":[120],"pairs":[122],"(unidirectionally)":[124,154],"simple":[135],"heuristic":[136],"solution":[137],"problem":[140],"based":[141],"on":[142],"modified":[144],"graph":[146,165,171],"also":[148],"given.":[149],"The":[150,178],"classes":[152],"computed":[159],"as":[160],"cliques":[161],"dependency":[164],"where":[166],"nodes":[168],"circuit.":[177],"applicability":[179],"proposed":[182],"MCNC":[188],"benchmarks":[189],"circuits.":[190]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":14},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2}],"updated_date":"2026-05-21T09:19:25.381259","created_date":"2016-06-24T00:00:00"}