{"id":"https://openalex.org/W2107358171","doi":"https://doi.org/10.1155/1998/19402","title":"Hierarchical Process Simulation for Nano\u2010Electronics","display_name":"Hierarchical Process Simulation for Nano\u2010Electronics","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W2107358171","doi":"https://doi.org/10.1155/1998/19402","mag":"2107358171"},"language":"en","primary_location":{"id":"doi:10.1155/1998/19402","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/19402","pdf_url":"https://downloads.hindawi.com/archive/1998/019402.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1998/019402.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053186775","display_name":"R.W. Dutton","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Robert W. Dutton","raw_affiliation_strings":["Center for Integrated Systems, Stanford University, Stanford, CA 94305-4055, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Integrated Systems, Stanford University, Stanford, CA 94305-4055, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021345838","display_name":"Edwin C. Kan","orcid":"https://orcid.org/0000-0002-4733-4206"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]},{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Edwin C. Kan","raw_affiliation_strings":["404 Phillips Hall, School of Electrical Engineering, Cornell University, Ithaca, NY 14853, USA","Center for Integrated Systems, Stanford University, Stanford, CA 94305-4055, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"404 Phillips Hall, School of Electrical Engineering, Cornell University, Ithaca, NY 14853, USA","institution_ids":["https://openalex.org/I205783295"]},{"raw_affiliation_string":"Center for Integrated Systems, Stanford University, Stanford, CA 94305-4055, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5053186775"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19729224,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":"1-4","first_page":"385","last_page":"391"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronics","display_name":"Electronics","score":0.7106779217720032},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.6354469060897827},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5773454904556274},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.5359208583831787},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5297062397003174},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5251650214195251},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4616934061050415},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4305129945278168},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3760432004928589},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35189288854599},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.34903183579444885},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.34748369455337524},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22305262088775635},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08063119649887085},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07450670003890991}],"concepts":[{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.7106779217720032},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.6354469060897827},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5773454904556274},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.5359208583831787},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5297062397003174},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5251650214195251},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4616934061050415},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4305129945278168},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3760432004928589},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35189288854599},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.34903183579444885},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.34748369455337524},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22305262088775635},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08063119649887085},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07450670003890991},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/1998/19402","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/19402","pdf_url":"https://downloads.hindawi.com/archive/1998/019402.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.43.9994","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.43.9994","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www-tcad.stanford.edu/tcad/pubs/process/iwce95.ps.Z","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1155/1998/19402","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/19402","pdf_url":"https://downloads.hindawi.com/archive/1998/019402.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5899999737739563}],"awards":[{"id":"https://openalex.org/G7541860453","display_name":"A National Center for Computational Electronics","funder_award_id":"9200560","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320332815","display_name":"Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2107358171.pdf","grobid_xml":"https://content.openalex.org/works/W2107358171.grobid-xml"},"referenced_works_count":11,"referenced_works":["https://openalex.org/W4309344","https://openalex.org/W92936276","https://openalex.org/W205237093","https://openalex.org/W1577540449","https://openalex.org/W1885418823","https://openalex.org/W2057076973","https://openalex.org/W2115724613","https://openalex.org/W2147332472","https://openalex.org/W2536203369","https://openalex.org/W2541196086","https://openalex.org/W2543462248"],"related_works":["https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W4249035840","https://openalex.org/W2766970861","https://openalex.org/W3125341812","https://openalex.org/W1668171714","https://openalex.org/W141820298","https://openalex.org/W4380607112","https://openalex.org/W2218294330","https://openalex.org/W1997278405"],"abstract_inverted_index":{"The":[0,33],"challenges":[1],"of":[2,10,23],"computational":[3,46],"electronics":[4],"are":[5,25],"considered":[6,36],"from":[7,19],"the":[8],"perspective":[9],"process":[11],"simulation.":[12],"Essential":[13],"limitations":[14],"for":[15,45],"device":[16],"scaling":[17],"posed":[18],"a":[20],"technology":[21,41],"point":[22],"view":[24],"discussed":[26],"along":[27],"with":[28],"many":[29],"new":[30],"research":[31],"opportunities.":[32],"key":[34],"areas":[35],"include:":[37],"bulk":[38],"processing,":[39],"interconnect":[40],"and":[42],"software":[43],"engineering":[44],"electronics.":[47]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}