{"id":"https://openalex.org/W2012260645","doi":"https://doi.org/10.1155/1998/18340","title":"Formal Codesign Methodology with Multistep Partitioning","display_name":"Formal Codesign Methodology with Multistep Partitioning","publication_year":1996,"publication_date":"1996-08-26","ids":{"openalex":"https://openalex.org/W2012260645","doi":"https://doi.org/10.1155/1998/18340","mag":"2012260645"},"language":"en","primary_location":{"id":"doi:10.1155/1998/18340","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/18340","pdf_url":"https://downloads.hindawi.com/archive/1998/018340.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1998/018340.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088942754","display_name":"Vincenza Carchiolo","orcid":"https://orcid.org/0000-0002-1671-840X"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Vincenza Carchiolo","raw_affiliation_strings":["Istituto di Informatica e Telecomunicazioni, Facolt\u00e1 di lngegneria, Universitd\u00e1 di Catania, Viale Andrea Doria"],"affiliations":[{"raw_affiliation_string":"Istituto di Informatica e Telecomunicazioni, Facolt\u00e1 di lngegneria, Universitd\u00e1 di Catania, Viale Andrea Doria","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051539004","display_name":"Michele Malgeri","orcid":"https://orcid.org/0000-0002-9279-3129"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Michele Malgeri","raw_affiliation_strings":["Istituto di Informatica e Telecomunicazioni, Facolt\u00e1 di lngegneria, Universitd\u00e1 di Catania, Viale Andrea Doria"],"affiliations":[{"raw_affiliation_string":"Istituto di Informatica e Telecomunicazioni, Facolt\u00e1 di lngegneria, Universitd\u00e1 di Catania, Viale Andrea Doria","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015254027","display_name":"Giuseppe Mangioni","orcid":"https://orcid.org/0000-0001-6910-0112"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Mangioni","raw_affiliation_strings":["Istituto di Informatica e Telecomunicazioni, Facolt\u00e1 di lngegneria, Universitd\u00e1 di Catania, Viale Andrea Doria"],"affiliations":[{"raw_affiliation_string":"Istituto di Informatica e Telecomunicazioni, Facolt\u00e1 di lngegneria, Universitd\u00e1 di Catania, Viale Andrea Doria","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5088942754"],"corresponding_institution_ids":["https://openalex.org/I39063666"],"apc_list":null,"apc_paid":null,"fwci":0.4017,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":{"value":0.67093087,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":"4","first_page":"401","last_page":"423"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5549373626708984}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5549373626708984}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1998/18340","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/18340","pdf_url":"https://downloads.hindawi.com/archive/1998/018340.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1998/18340","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/18340","pdf_url":"https://downloads.hindawi.com/archive/1998/018340.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.5299999713897705,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2012260645.pdf","grobid_xml":"https://content.openalex.org/works/W2012260645.grobid-xml"},"referenced_works_count":23,"referenced_works":["https://openalex.org/W1575115198","https://openalex.org/W1728948300","https://openalex.org/W1996109622","https://openalex.org/W2026317033","https://openalex.org/W2041000557","https://openalex.org/W2096040478","https://openalex.org/W2121161103","https://openalex.org/W2127380267","https://openalex.org/W2131604057","https://openalex.org/W2137865376","https://openalex.org/W2145548053","https://openalex.org/W2151819856","https://openalex.org/W2159542925","https://openalex.org/W2340283629","https://openalex.org/W2536119797","https://openalex.org/W4210886820","https://openalex.org/W4236492764","https://openalex.org/W4243087748","https://openalex.org/W4243167669","https://openalex.org/W6653377090","https://openalex.org/W6676995014","https://openalex.org/W6679613232","https://openalex.org/W6680753846"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052","https://openalex.org/W2382290278","https://openalex.org/W4395014643"],"abstract_inverted_index":{"A":[0],"codesign":[1],"methodology":[2,37,122],"is":[3,6,23,111,123,163],"proposed":[4,38],"which":[5,137],"suitable":[7],"for":[8,63,92],"control\u2010dominated":[9],"systems":[10],"but":[11],"can":[12,57],"also":[13],"be":[14,58],"extended":[15],"to":[16,24,40,99],"more":[17],"complex":[18],"ones.":[19],"Its":[20],"main":[21],"purpose":[22],"optimize":[25],"the":[26,42,45,54,61,68,76,79,93,101,126,132,155,160],"trade\u2010off":[27],"between":[28],"hardware":[29],"performance":[30],"and":[31,34,88],"software":[32],"reprogrammability":[33],"reconfigurability.":[35],"The":[36,121],"intends":[39],"cover":[41],"development":[43],"of":[44,78,84,103,118,131,142],"whole":[46],"system.":[47],"It":[48],"deals":[49],"in":[50],"greater":[51],"detail":[52],"with":[53],"steps":[55,72],"that":[56],"made":[59],"without":[60],"need":[62],"any":[64],"particular":[65],"assumption":[66],"regarding":[67],"target":[69],"architecture.":[70],"These":[71],"concern":[73],"splitting":[74],"up":[75],"specification":[77],"system":[80],"into":[81],"a":[82,107,115,139,147],"set":[83],"individually":[85],"synthesizable":[86],"elements,":[87],"then":[89],"grouping":[90],"them":[91],"subsequent":[94],"mapping":[95],"stage.":[96],"In":[97],"order":[98],"decrease":[100],"complexity":[102],"each":[104],"partitioning":[105],"attempt,":[106],"two":[108],"step":[109],"algorithm":[110],"proposed,":[112],"thus":[113],"permitting":[114],"wide":[116],"exploration":[117],"possible":[119],"solutions.":[120],"based":[124],"on":[125],"TTL":[127],"language,":[128],"an":[129,151],"extension":[130],"T\u2010LOTOS":[133],"Formal":[134],"Description":[135],"Technique":[136],"provides":[138],"large":[140],"amount":[141],"operators":[143],"as":[144,146],"well":[145],"formal":[148],"basis.":[149],"Finally,":[150],"example":[152],"pointing":[153],"out":[154],"complete":[156],"design":[157],"cycle,":[158],"excepting":[159],"allocation":[161],"stage":[162],"provided.":[164]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}