{"id":"https://openalex.org/W2049198700","doi":"https://doi.org/10.1155/1998/10193","title":"Testability\u2010Driven Layout of Combinational Circuits","display_name":"Testability\u2010Driven Layout of Combinational Circuits","publication_year":1995,"publication_date":"1995-08-01","ids":{"openalex":"https://openalex.org/W2049198700","doi":"https://doi.org/10.1155/1998/10193","mag":"2049198700"},"language":"en","primary_location":{"id":"doi:10.1155/1998/10193","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/10193","pdf_url":"https://downloads.hindawi.com/archive/1998/010193.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1998/010193.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036733255","display_name":"C.P. Ravikumar","orcid":"https://orcid.org/0000-0003-0809-5545"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"C. P. Ravikumar","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, New Delhi 110016"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, New Delhi 110016","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035254642","display_name":"Nikhil Sharma","orcid":"https://orcid.org/0000-0003-1681-7907"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nikhil Sharma","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, New Delhi 110016"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, New Delhi 110016","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5036733255"],"corresponding_institution_ids":["https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15165208,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":"4","first_page":"347","last_page":"352"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9851999878883362,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9815000295639038,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.8026297092437744},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7271610498428345},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5491936802864075},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.49907898902893066},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.48853859305381775},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.36720114946365356},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23532608151435852},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22562682628631592},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.17639514803886414},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10810700058937073}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.8026297092437744},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7271610498428345},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5491936802864075},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.49907898902893066},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48853859305381775},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.36720114946365356},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23532608151435852},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22562682628631592},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.17639514803886414},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10810700058937073}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/1998/10193","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/10193","pdf_url":"https://downloads.hindawi.com/archive/1998/010193.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:a31c3b70d3c0446391ae1a5b19d0ba05","is_oa":true,"landing_page_url":"https://doaj.org/article/a31c3b70d3c0446391ae1a5b19d0ba05","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI Design, Vol 7, Iss 4, Pp 347-352 (1998)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/1998/10193","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1998/10193","pdf_url":"https://downloads.hindawi.com/archive/1998/010193.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2049198700.pdf","grobid_xml":"https://content.openalex.org/works/W2049198700.grobid-xml"},"referenced_works_count":6,"referenced_works":["https://openalex.org/W1992476049","https://openalex.org/W2165672048","https://openalex.org/W2174547182","https://openalex.org/W2560858068","https://openalex.org/W4302458519","https://openalex.org/W6648396424"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W3037788266","https://openalex.org/W2157191248","https://openalex.org/W2150046587","https://openalex.org/W2142405811","https://openalex.org/W2114980936","https://openalex.org/W2164493372","https://openalex.org/W1594445436","https://openalex.org/W2128920253","https://openalex.org/W2164349885"],"abstract_inverted_index":{"The":[0,90,166],"layout":[1,174],"of":[2,9,11,23,30,74,106,126,150],"a":[3,48,65,71,96,177],"circuit":[4],"can":[5,20,111,143],"influence":[6],"the":[7,28,102,121,124,148],"probability":[8,122,149],"occurrence":[10,125],"faults.":[12,109,128,152],"In":[13,129],"this":[14,24,44,113,130],"paper,":[15,131],"we":[16,132],"develop":[17],"algorithms":[18],"that":[19,157],"take":[21],"advantage":[22],"fact":[25],"to":[26,63,80,146],"reduce":[27,147],"chances":[29],"hard\u2010to\u2010detect":[31,134],"(HTD)":[32],"faults":[33,42,84,136],"from":[34,85],"occurring.":[35],"We":[36,46,110],"primarily":[37],"focus":[38],"on":[39,176],"line":[40],"bridge":[41,49],"in":[43,70],"paper.":[45],"define":[47],"fault":[50,55,92,103],"f":[51,69],"as":[52],"an":[53,57],"HTD":[54,83,108,127],"if":[56,101],"automatic":[58],"test":[59,66,88,97],"pattern":[60],"generator":[61],"fails":[62],"generate":[64],"vector":[67],"for":[68,172],"reasonable":[72],"amount":[73],"CPU\u2010time.":[75],"It":[76],"is":[77,99,164],"common":[78],"practice":[79],"drop":[81],"such":[82],"consideration":[86],"during":[87],"generation.":[89],"chip":[91],"coverage":[93],"achieved":[94],"by":[95,115,119],"set":[98,104],"poor":[100],"consists":[105],"many":[107],"combat":[112],"problem":[114],"avoiding":[116],"altogether,":[117],"or":[118],"reducing":[120],"of,":[123],"consider":[133],"bridging":[135],"and":[137,179],"show":[138],"how":[139],"module":[140],"placement":[141,155,167],"rules":[142,163],"be":[144],"derived":[145],"these":[151,162],"A":[153],"genetic":[154],"algorithm":[156,168],"optimizes":[158],"area":[159],"while":[160],"respecting":[161],"presented.":[165],"has":[169],"been":[170],"implemented":[171],"standard\u2010cell":[173],"style":[175],"SUN/SPARC":[178],"tested":[180],"against":[181],"several":[182],"sample":[183],"circuits.":[184]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}