{"id":"https://openalex.org/W1999791357","doi":"https://doi.org/10.1155/1997/51094","title":"I<sub>DDQ</sub> Testing Experiments for Various CMOS LogicDesign Structures","display_name":"I<sub>DDQ</sub> Testing Experiments for Various CMOS LogicDesign Structures","publication_year":1997,"publication_date":"1997-01-01","ids":{"openalex":"https://openalex.org/W1999791357","doi":"https://doi.org/10.1155/1997/51094","mag":"1999791357"},"language":"en","primary_location":{"id":"doi:10.1155/1997/51094","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1997/51094","pdf_url":"https://downloads.hindawi.com/archive/1997/051094.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1997/051094.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091516668","display_name":"Abdulnour Y. Toukmaji","orcid":null},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Toukmaji","raw_affiliation_strings":["Duke University, Dept. of Electrical Engr., Box 90291, Durham, NC 27708-0291"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Duke University, Dept. of Electrical Engr., Box 90291, Durham, NC 27708-0291","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091390204","display_name":"R.L. Helms","orcid":null},"institutions":[{"id":"https://openalex.org/I4210138778","display_name":"Institute of Semitic Studies","ror":"https://ror.org/041gbt667","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210138778"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Helms","raw_affiliation_strings":["ISS CAD Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ISS CAD Inc","institution_ids":["https://openalex.org/I4210138778"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052917077","display_name":"R.Z. Makki","orcid":null},"institutions":[{"id":"https://openalex.org/I102149020","display_name":"University of North Carolina at Charlotte","ror":"https://ror.org/04dawnj30","country_code":"US","type":"education","lineage":["https://openalex.org/I102149020"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Makki","raw_affiliation_strings":["University of North Carolina, Charlotte"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of North Carolina, Charlotte","institution_ids":["https://openalex.org/I102149020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026823184","display_name":"Wadie F. Mikhail","orcid":null},"institutions":[{"id":"https://openalex.org/I102149020","display_name":"University of North Carolina at Charlotte","ror":"https://ror.org/04dawnj30","country_code":"US","type":"education","lineage":["https://openalex.org/I102149020"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. Mikhail","raw_affiliation_strings":["University of North Carolina, Charlotte"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of North Carolina, Charlotte","institution_ids":["https://openalex.org/I102149020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066231221","display_name":"Ryan Toole","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Toole","raw_affiliation_strings":["lBM, Charlotte"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"lBM, Charlotte","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.10922269,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":"3","first_page":"253","last_page":"271"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.855557918548584},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8381509780883789},{"id":"https://openalex.org/keywords/iddq-testing","display_name":"Iddq testing","score":0.7625377178192139},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5528044700622559},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5123296976089478},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4575175344944},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4212418794631958},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3905929923057556},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.37514787912368774},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32143235206604004},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09134939312934875}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.855557918548584},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8381509780883789},{"id":"https://openalex.org/C206678392","wikidata":"https://www.wikidata.org/wiki/Q5987815","display_name":"Iddq testing","level":3,"score":0.7625377178192139},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5528044700622559},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5123296976089478},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4575175344944},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4212418794631958},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3905929923057556},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.37514787912368774},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32143235206604004},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09134939312934875}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1997/51094","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1997/51094","pdf_url":"https://downloads.hindawi.com/archive/1997/051094.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1997/51094","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1997/51094","pdf_url":"https://downloads.hindawi.com/archive/1997/051094.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1999791357.pdf","grobid_xml":"https://content.openalex.org/works/W1999791357.grobid-xml"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W59256056","https://openalex.org/W186179651","https://openalex.org/W1496291963","https://openalex.org/W1989858431","https://openalex.org/W2011042059","https://openalex.org/W2115729533","https://openalex.org/W2118658141","https://openalex.org/W2134332340","https://openalex.org/W2136159433","https://openalex.org/W2139482572","https://openalex.org/W2146509701","https://openalex.org/W2159892588","https://openalex.org/W2182742517","https://openalex.org/W2464905271","https://openalex.org/W4240567423","https://openalex.org/W6647948743","https://openalex.org/W6675928819","https://openalex.org/W6677596083","https://openalex.org/W6679876242","https://openalex.org/W6680382196"],"related_works":["https://openalex.org/W2730314563","https://openalex.org/W2072859060","https://openalex.org/W2120538654","https://openalex.org/W2058541779","https://openalex.org/W2971786152","https://openalex.org/W1632369502","https://openalex.org/W2288945810","https://openalex.org/W1980639873","https://openalex.org/W2089754124","https://openalex.org/W3006681749"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"two":[5],"studies.":[6],"The":[7,49,80],"first":[8],"study":[9,34,51,72],"constitutes":[10],"an":[11,53],"assessment":[12,54],"of":[13,16,55,65,91],"the":[14,63,104],"effectiveness":[15],"I":[17,56,68,84],"DDQ":[18,57,69,85],"(quiescent":[19],"power":[20],"supply":[21],"current)":[22],"in":[23,58,76,93],"detecting":[24],"transistor\u2010level":[25],"defects":[26,92],"for":[27,103],"three":[28],"CMOS":[29,44],"logic":[30],"design":[31],"styles.":[32],"This":[33,71],"was":[35,73],"carded":[36],"out":[37,75],"by":[38],"designing,":[39],"simulating,":[40],"fabricating,":[41],"and":[42,62,95],"testing":[43,86],"devices":[45],"with":[46],"built\u2010in":[47],"defects.":[48],"second":[50],"involves":[52],"a":[59,77],"production\u2010type":[60],"environment":[61],"effect":[64],"bum\u2010in":[66],"on":[67],"levels.":[70],"carried":[74],"production":[78],"facility.":[79],"results":[81],"show":[82],"that":[83],"can":[87],"detect":[88],"some":[89],"types":[90],"precharge":[94],"pseudo\u2010NMOS":[96],"circuits":[97],"but":[98],"may":[99],"require":[100],"partitioning":[101],"circuitry":[102],"latter.":[105]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}