{"id":"https://openalex.org/W2081171212","doi":"https://doi.org/10.1155/1996/79127","title":"A Multi\u2010Terminal Net Router for Field\u2010Programmable Gate Arrays","display_name":"A Multi\u2010Terminal Net Router for Field\u2010Programmable Gate Arrays","publication_year":1994,"publication_date":"1994-10-18","ids":{"openalex":"https://openalex.org/W2081171212","doi":"https://doi.org/10.1155/1996/79127","mag":"2081171212"},"language":"en","primary_location":{"id":"doi:10.1155/1996/79127","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1996/79127","pdf_url":"https://downloads.hindawi.com/archive/1996/079127.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1996/079127.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069692759","display_name":"Dinesh Bhatia","orcid":"https://orcid.org/0000-0002-5019-7417"},"institutions":[{"id":"https://openalex.org/I178169726","display_name":"Southern Methodist University","ror":"https://ror.org/042tdr378","country_code":"US","type":"education","lineage":["https://openalex.org/I178169726"]},{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dinesh Bhatia","raw_affiliation_strings":["Design Automation Laboratory, Department of Electrical & Computer Engineering and Computer Science, P.O. Box 210030, University of Cincinnati","Southern Methodist University **"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Automation Laboratory, Department of Electrical & Computer Engineering and Computer Science, P.O. Box 210030, University of Cincinnati","institution_ids":["https://openalex.org/I63135867"]},{"raw_affiliation_string":"Southern Methodist University **","institution_ids":["https://openalex.org/I178169726"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110217522","display_name":"Amit Chowdhary","orcid":null},"institutions":[{"id":"https://openalex.org/I177721651","display_name":"Oakland University","ror":"https://ror.org/01ythxj32","country_code":"US","type":"education","lineage":["https://openalex.org/I177721651"]},{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amit Chowdhary","raw_affiliation_strings":["Amit Chowdhary Department of Electrical Engineering and Computer Science, University of Michigan, 1301 Beal Avenue","(University of Michigan)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Amit Chowdhary Department of Electrical Engineering and Computer Science, University of Michigan, 1301 Beal Avenue","institution_ids":["https://openalex.org/I177721651"]},{"raw_affiliation_string":"(University of Michigan)","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.19567597,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":"1","first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7536506652832031},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5877896547317505},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5334909558296204},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.5053501725196838},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.49350082874298096},{"id":"https://openalex.org/keywords/routing-information-protocol","display_name":"Routing Information Protocol","score":0.4690951108932495},{"id":"https://openalex.org/keywords/link-state-routing-protocol","display_name":"Link-state routing protocol","score":0.4113607108592987},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37852999567985535},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3330967426300049},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.2886384427547455}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7536506652832031},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5877896547317505},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5334909558296204},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.5053501725196838},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.49350082874298096},{"id":"https://openalex.org/C7573999","wikidata":"https://www.wikidata.org/wiki/Q207580","display_name":"Routing Information Protocol","level":5,"score":0.4690951108932495},{"id":"https://openalex.org/C89305328","wikidata":"https://www.wikidata.org/wiki/Q1755411","display_name":"Link-state routing protocol","level":4,"score":0.4113607108592987},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37852999567985535},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3330967426300049},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.2886384427547455}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1996/79127","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1996/79127","pdf_url":"https://downloads.hindawi.com/archive/1996/079127.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1996/79127","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1996/79127","pdf_url":"https://downloads.hindawi.com/archive/1996/079127.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322015","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2081171212.pdf","grobid_xml":"https://content.openalex.org/works/W2081171212.grobid-xml"},"referenced_works_count":9,"referenced_works":["https://openalex.org/W2069712919","https://openalex.org/W2110265185","https://openalex.org/W2113669717","https://openalex.org/W2117411226","https://openalex.org/W2125976271","https://openalex.org/W2163996522","https://openalex.org/W2169630352","https://openalex.org/W4248081385","https://openalex.org/W4254697229"],"related_works":["https://openalex.org/W2127180614","https://openalex.org/W4235531327","https://openalex.org/W2104041436","https://openalex.org/W3110081158","https://openalex.org/W2035841327","https://openalex.org/W2485298353","https://openalex.org/W2188727730","https://openalex.org/W1528650883","https://openalex.org/W43799986","https://openalex.org/W4205676746"],"abstract_inverted_index":{"This":[0,32],"paper":[1],"presents":[2],"a":[3,23,55],"router":[4,15,79,94],"for":[5,85,92,101],"routing":[6,21,34,41,45,76,83,103],"multi\u2010terminal":[7,44],"nets":[8],"in":[9],"field\u2010programmable":[10],"gate":[11],"arrays":[12],"(FPGAs).":[13],"The":[14,43,59,78,89,98],"does":[16],"not":[17],"require":[18],"pre\u2010assignment":[19],"of":[20,40,62,111],"channels,":[22],"phase":[24],"that":[25],"is":[26,69,104],"normally":[27],"accomplished":[28],"during":[29],"global":[30],"routing.":[31],"direct":[33],"approach":[35],"greatly":[36,46],"enhances":[37],"the":[38,48,67,102,109,112],"probability":[39],"(routability).":[42],"reduces":[47],"total":[49,60],"wire":[50],"length":[51],"as":[52,72],"it":[53],"approximates":[54],"Steiner":[56],"tree":[57],".":[58],"number":[61],"segments":[63],"required":[64],"to":[65,74,108],"route":[66],"circuits":[68],"usually":[70],"less":[71],"compared":[73],"other":[75],"approaches.":[77],"has":[80],"generated":[81],"excellent":[82],"results":[84],"some":[86],"industrial":[87],"circuits.":[88],"memory":[90],"requirements":[91],"this":[93],"are":[95],"very":[96],"low.":[97],"time":[99],"needed":[100],"linear":[105],"with":[106],"respect":[107],"size":[110],"circuit.":[113]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}