{"id":"https://openalex.org/W2047685455","doi":"https://doi.org/10.1155/1996/68463","title":"PGEN: A Novel Approach to Sequential Circuit Test Generation","display_name":"PGEN: A Novel Approach to Sequential Circuit Test Generation","publication_year":1996,"publication_date":"1996-01-01","ids":{"openalex":"https://openalex.org/W2047685455","doi":"https://doi.org/10.1155/1996/68463","mag":"2047685455"},"language":"en","primary_location":{"id":"doi:10.1155/1996/68463","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1996/68463","pdf_url":"https://downloads.hindawi.com/archive/1996/068463.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1996/068463.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110090558","display_name":"Wen-Ben Jone","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wen-Ben Jone","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung-Cheng University, Chiayi"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung-Cheng University, Chiayi","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041175834","display_name":"Nigam H. Shah","orcid":"https://orcid.org/0000-0001-9385-7158"},"institutions":[{"id":"https://openalex.org/I207123951","display_name":"New Mexico Institute of Mining and Technology","ror":"https://ror.org/005p9kw61","country_code":"US","type":"education","lineage":["https://openalex.org/I207123951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nigam Shah","raw_affiliation_strings":["Department of Computer Science, New Mexico Tech, Socorro, NM 87801","Information Technology Services, AT & T Universal Card Services, Jacksonville, FL 32220"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, New Mexico Tech, Socorro, NM 87801","institution_ids":["https://openalex.org/I207123951"]},{"raw_affiliation_string":"Information Technology Services, AT & T Universal Card Services, Jacksonville, FL 32220","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051573933","display_name":"Anita Gleason","orcid":null},"institutions":[{"id":"https://openalex.org/I190816365","display_name":"Bloomsburg University","ror":"https://ror.org/007dga614","country_code":"US","type":"education","lineage":["https://openalex.org/I190816365"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anita Gleason","raw_affiliation_strings":["Department of Computer Science, Bloomsburg University, Bloomsburg, PA 17815"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Bloomsburg University, Bloomsburg, PA 17815","institution_ids":["https://openalex.org/I190816365"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103350095","display_name":"Sunil R. Das","orcid":null},"institutions":[{"id":"https://openalex.org/I153718931","display_name":"University of Ottawa","ror":"https://ror.org/03c4mmv16","country_code":"CA","type":"education","lineage":["https://openalex.org/I153718931"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sunil R. Das","raw_affiliation_strings":["Department of Electrical Engineering, University of Ottawa, Ottawa ON K1N 6N5"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Ottawa, Ottawa ON K1N 6N5","institution_ids":["https://openalex.org/I153718931"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.14045648,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":"3","first_page":"149","last_page":"165"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9891999959945679,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test-vector","display_name":"Test vector","score":0.7330565452575684},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.723210334777832},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6494090557098389},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.5948054790496826},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5810437798500061},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5634555816650391},{"id":"https://openalex.org/keywords/fault-simulator","display_name":"Fault Simulator","score":0.5539490580558777},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.5480731129646301},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5190439820289612},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5012121200561523},{"id":"https://openalex.org/keywords/differential","display_name":"Differential (mechanical device)","score":0.5004441738128662},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4847533404827118},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4375873804092407},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.41021373867988586},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39948534965515137},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.3915286362171173},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3070618808269501},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2537235617637634},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.24084872007369995},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17450007796287537},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09462475776672363}],"concepts":[{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.7330565452575684},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.723210334777832},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6494090557098389},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.5948054790496826},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5810437798500061},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5634555816650391},{"id":"https://openalex.org/C2776365744","wikidata":"https://www.wikidata.org/wiki/Q5438149","display_name":"Fault Simulator","level":5,"score":0.5539490580558777},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.5480731129646301},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5190439820289612},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5012121200561523},{"id":"https://openalex.org/C93226319","wikidata":"https://www.wikidata.org/wiki/Q193137","display_name":"Differential (mechanical device)","level":2,"score":0.5004441738128662},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4847533404827118},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4375873804092407},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.41021373867988586},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39948534965515137},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.3915286362171173},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3070618808269501},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2537235617637634},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.24084872007369995},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17450007796287537},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09462475776672363},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1996/68463","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1996/68463","pdf_url":"https://downloads.hindawi.com/archive/1996/068463.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1996/68463","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1996/68463","pdf_url":"https://downloads.hindawi.com/archive/1996/068463.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2801212107","display_name":null,"funder_award_id":"A 4750","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"}],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2047685455.pdf","grobid_xml":"https://content.openalex.org/works/W2047685455.grobid-xml"},"referenced_works_count":22,"referenced_works":["https://openalex.org/W1545810687","https://openalex.org/W1576979152","https://openalex.org/W1593864753","https://openalex.org/W1993084029","https://openalex.org/W2026731014","https://openalex.org/W2047307891","https://openalex.org/W2064610754","https://openalex.org/W2083807469","https://openalex.org/W2085966211","https://openalex.org/W2087047691","https://openalex.org/W2111994103","https://openalex.org/W2115220706","https://openalex.org/W2115252182","https://openalex.org/W2122837902","https://openalex.org/W2149107969","https://openalex.org/W2152406824","https://openalex.org/W2162256736","https://openalex.org/W2484712550","https://openalex.org/W4233639912","https://openalex.org/W6666577750","https://openalex.org/W6676987474","https://openalex.org/W6678432205"],"related_works":["https://openalex.org/W2149684986","https://openalex.org/W2542800311","https://openalex.org/W1988246374","https://openalex.org/W2047685455","https://openalex.org/W2157154381","https://openalex.org/W2089121515","https://openalex.org/W2885828488","https://openalex.org/W2101162821","https://openalex.org/W4253743993","https://openalex.org/W2162747415"],"abstract_inverted_index":{"A":[0,95],"novel":[1],"approach,":[2],"called":[3],"PGEN,":[4],"is":[5,64,102],"proposed":[6],"to":[7,66,109],"generate":[8],"test":[9,50,70,74,78,93,117],"patterns":[10],"for":[11],"resettable":[12],"or":[13],"nonresettable":[14],"synchronous":[15],"sequential":[16,91],"circuits.":[17],"PGEN":[18,108],"contains":[19],"two":[20],"major":[21],"routines,":[22],"Sequential":[23],"PODEM":[24],"(S\u2010PODEM)":[25],"and":[26,47,82,88,105,126],"a":[27,32,44,49,53,73],"differential":[28,99],"fault":[29,100],"simulator.":[30],"Given":[31],"fault,":[33],"S\u2010PODEM":[34],"uses":[35],"the":[36,68,115],"concept":[37],"of":[38,98],"multiple":[39],"time":[40,57],"compression":[41],"supported":[42],"by":[43,114],"pulsating":[45],"model,":[46],"generates":[48],"vector":[51,71,79],"in":[52,62,107],"single":[54,69,77],"(yet":[55],"compressed)":[56],"frame.":[58],"Logic":[59],"simulation":[60,84,101,122],"(included":[61],"S\u2010PODEM)":[63],"invoked":[65],"expand":[67],"into":[72],"sequence.":[75,118],"The":[76],"generation":[80],"methodology":[81],"logic":[83],"are":[85,128],"well":[86],"coordinated":[87],"significantly":[89],"facilitate":[90],"circuit":[92],"generation.":[94],"modified":[96],"version":[97],"also":[103],"implemented":[104],"included":[106],"cover":[110],"other":[111],"faults":[112],"detected":[113],"expanded":[116],"Experiments":[119],"using":[120],"computer":[121],"have":[123],"been":[124],"conducted,":[125],"results":[127],"quite":[129],"satisfactory.":[130]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}