{"id":"https://openalex.org/W1967749556","doi":"https://doi.org/10.1155/1996/65320","title":"TOGAPS: A Testability Oriented Genetic Algorithm For Pipeline Synthesis","display_name":"TOGAPS: A Testability Oriented Genetic Algorithm For Pipeline Synthesis","publication_year":1996,"publication_date":"1996-01-01","ids":{"openalex":"https://openalex.org/W1967749556","doi":"https://doi.org/10.1155/1996/65320","mag":"1967749556"},"language":"en","primary_location":{"id":"doi:10.1155/1996/65320","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1996/65320","pdf_url":"https://downloads.hindawi.com/archive/1996/065320.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1996/065320.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036733255","display_name":"C.P. Ravikumar","orcid":"https://orcid.org/0000-0003-0809-5545"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"C. P. Ravikumar","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, New Delhi"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, New Delhi","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044459787","display_name":"Vaibhav Saxena","orcid":"https://orcid.org/0000-0002-7681-5033"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Saxena","raw_affiliation_strings":["Department of Electrical Engineering, University of Illinois Urbana"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Illinois Urbana","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.646,"has_fulltext":true,"cited_by_count":7,"citation_normalized_percentile":{"value":0.81140794,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"5","issue":"1","first_page":"77","last_page":"87"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8046078085899353},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6789519190788269},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5892593860626221},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5824449062347412},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5693392157554626},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5181580781936646},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.48616692423820496},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.48557135462760925},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.4728791117668152},{"id":"https://openalex.org/keywords/population","display_name":"Population","score":0.45092248916625977},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38419193029403687},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.3527912497520447},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.23970773816108704},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.19183430075645447},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17436674237251282},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15771707892417908},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14030957221984863},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.10167241096496582}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8046078085899353},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6789519190788269},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5892593860626221},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5824449062347412},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5693392157554626},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5181580781936646},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.48616692423820496},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.48557135462760925},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.4728791117668152},{"id":"https://openalex.org/C2908647359","wikidata":"https://www.wikidata.org/wiki/Q2625603","display_name":"Population","level":2,"score":0.45092248916625977},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38419193029403687},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.3527912497520447},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.23970773816108704},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.19183430075645447},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17436674237251282},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15771707892417908},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14030957221984863},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.10167241096496582},{"id":"https://openalex.org/C144024400","wikidata":"https://www.wikidata.org/wiki/Q21201","display_name":"Sociology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C149923435","wikidata":"https://www.wikidata.org/wiki/Q37732","display_name":"Demography","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1996/65320","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1996/65320","pdf_url":"https://downloads.hindawi.com/archive/1996/065320.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1996/65320","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1996/65320","pdf_url":"https://downloads.hindawi.com/archive/1996/065320.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1967749556.pdf","grobid_xml":"https://content.openalex.org/works/W1967749556.grobid-xml"},"referenced_works_count":11,"referenced_works":["https://openalex.org/W1522888794","https://openalex.org/W2021929855","https://openalex.org/W2033155169","https://openalex.org/W2093842169","https://openalex.org/W2134354173","https://openalex.org/W2149020879","https://openalex.org/W2151419451","https://openalex.org/W3023540311","https://openalex.org/W4233206289","https://openalex.org/W4234537939","https://openalex.org/W4254140785"],"related_works":["https://openalex.org/W4239003720","https://openalex.org/W2130838564","https://openalex.org/W2157138957","https://openalex.org/W2166021916","https://openalex.org/W1839177134","https://openalex.org/W2004001588","https://openalex.org/W2135482679","https://openalex.org/W1903431847","https://openalex.org/W2496740152","https://openalex.org/W2142012722"],"abstract_inverted_index":{"In":[0],"this":[1,142,283],"paper,":[2],"we":[3,128,239],"describe":[4],"TOGAPS":[5,17,33,377,395],",":[6],"a":[7,26,35,39,62,83,106,135,168,173,185,190,250,379,387],"Testability\u2010Oriented":[8],"Genetic":[9,56],"Algorithm":[10],"for":[11,172,189,227,276,289,399],"Pipeline":[12],"Synthesis.":[13],"The":[14,138,160,177,260,313,324,349],"input":[15],"to":[16,60,224,302,317,347,361,365],"is":[18,42,53,58,85,103,199,214,274],"an":[19,242],"unscheduled":[20],"data":[21,99,204,236,281,371,412],"flow":[22,205,237],"graph":[23,96,206],"along":[24],"with":[25],"specification":[27],"of":[28,38,46,78,82,91,97,109,132,141,145,157,163,167,170,180,184,187,197,232,244,278,291,310,321,331,355,358,370,389,408],"the":[29,49,66,70,76,79,89,94,98,111,117,130,146,154,158,164,181,202,216,228,233,255,264,279,292,307,319,341,353,356,359,366,400,406,411],"desired":[30],"pipeline":[31],"latency.":[32],"generates":[34],"register\u2010level":[36],"description":[37],"datapath":[40],"which":[41,151],"near\u2010optimal":[43],"in":[44,93,134,215,340,410],"terms":[45],"area,":[47,72],"meets":[48],"latency":[50,112,147,209,213,258,402],"requirement,":[51],"and":[52,75,113,123,148,246,257,263,297,329,343,382],"highly":[54],"testable.":[55],"search":[57,64,294],"employed":[59],"explore":[61],"3\u2010D":[63],"space,":[65],"three":[67,293],"dimensions":[68],"being":[69],"chip":[71],"average":[73,212],"latency,":[74],"testability":[77],"datapath.":[80],"Testability":[81],"design":[84,102],"evaluated":[86,275],"by":[87,105],"counting":[88],"number":[90,169,186,388,407],"self\u2010loops":[92,409],"structure":[95],"path.":[100,413],"Each":[101],"characterized":[104],"four\u2010tuple":[107],"consisting":[108],"(i)":[110],"schedule":[114,149,256],"information,":[115,150],"(ii)":[116],"module":[118,344],"allocation,":[119],"(iii)":[120],"operation\u2010to\u2010module":[121,261],"binding,":[122],"(iv)":[124],"value\u2010to\u2010register":[125,265],"binding.":[126,348],"Accordingly,":[127],"maintain":[129],"population":[131,196],"designs":[133,198,305],"hierarchical":[136],"manner.":[137],"topmost":[139],"level":[140,162,179],"hierarchy":[143,165,182],"consists":[144,166,183],"together":[152],"characterize":[153],"timing":[155],"performance":[156,385],"design.":[159],"middle":[161],"allocations":[171],"given":[174,203],"latency/schedule":[175],"duplet.":[176],"lowest":[178],"bindings":[188],"specific":[191],"latency/schedule/":[192],"allocation.":[193],"An":[194],"initial":[195],"constructed":[200],"from":[201,306],"using":[207,254],"different":[208],"cycles":[210],"whose":[211],"specified":[217,401],"range.":[218],"Multiple":[219],"scheduling":[220],"heuristics":[221],"are":[222,267,300],"used":[223,301],"generate":[225,303],"schedules":[226],"DFG.":[229],"For":[230],"each":[231,277,290],"resulting":[234,280],"scheduled":[235],"graphs,":[238],"decide":[240],"on":[241,249,378,386],"allocation":[243,345],"modules":[245],"registers":[247],"based":[248],"lower":[251],"bound":[252],"estimated":[253],"information.":[259],"binding":[262,266],"then":[268],"carried":[269],"out.":[270],"A":[271],"fitness":[272,284],"measure":[273,285],"paths;":[282],"includes":[286],"one":[287],"component":[288],"dimensions.":[295],"Crossover":[296],"mutation":[298,325],"operators":[299,326],"new":[304],"current":[308],"set":[309],"parent":[311],"designs.":[312,323],"crossover":[314],"operator":[315],"attempts":[316],"combine":[318],"properties":[320],"two":[322],"include":[327],"addition":[328],"deletion":[330],"pure":[332],"delays":[333],"before":[334],"scheduling,":[335],"as":[336,338],"well":[337],"changes":[339],"register":[342],"prior":[346],"genetic":[350],"algorithm":[351],"applies":[352],"rule":[354],"survival":[357],"fittest":[360],"obtain":[362],"nearoptimal":[363],"solution":[364],"otherwise":[367],"intractable":[368],"problem":[369],"path":[372],"synthesis.":[373],"We":[374],"have":[375],"implemented":[376],"Sun/SPARC":[380],"10":[381],"studied":[383],"its":[384],"benchmark":[390],"examples.":[391],"Results":[392],"indicate":[393],"that":[394],"finds":[396],"area\u2010optimal":[397],"datapaths":[398],"cycle,":[403],"while":[404],"reducing":[405]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}