{"id":"https://openalex.org/W2165987080","doi":"https://doi.org/10.1155/1996/63890","title":"Hardware Design Rule Checker Using a CAM Architecture","display_name":"Hardware Design Rule Checker Using a CAM Architecture","publication_year":1996,"publication_date":"1996-01-01","ids":{"openalex":"https://openalex.org/W2165987080","doi":"https://doi.org/10.1155/1996/63890","mag":"2165987080"},"language":"en","primary_location":{"id":"doi:10.1155/1996/63890","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1996/63890","pdf_url":"https://downloads.hindawi.com/archive/1996/063890.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1996/063890.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101635469","display_name":"Seokjin Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Seokjin Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The State University of New York at Buffalo"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The State University of New York at Buffalo","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108456717","display_name":"Ramalingam Sridhar","orcid":null},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ramalingam Sridhar","raw_affiliation_strings":["135 Bell Hall, Department of Electrical and Computer Engineering, The State University of New York at Buffalo","Department of Electrical and Computer Engineering, The State University of New York at Buffalo"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"135 Bell Hall, Department of Electrical and Computer Engineering, The State University of New York at Buffalo","institution_ids":["https://openalex.org/I63190737"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The State University of New York at Buffalo","institution_ids":["https://openalex.org/I63190737"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5108456717"],"corresponding_institution_ids":["https://openalex.org/I63190737"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.23123652,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":"2","first_page":"141","last_page":"147"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9883999824523926,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.983299970626831,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7774364948272705},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.6026653051376343},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.5950044989585876},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5437570214271545},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.4858272075653076},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4786873459815979},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3831750750541687},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32420217990875244},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09301504492759705}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7774364948272705},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.6026653051376343},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.5950044989585876},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5437570214271545},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.4858272075653076},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4786873459815979},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3831750750541687},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32420217990875244},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09301504492759705},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1996/63890","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1996/63890","pdf_url":"https://downloads.hindawi.com/archive/1996/063890.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1996/63890","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1996/63890","pdf_url":"https://downloads.hindawi.com/archive/1996/063890.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2165987080.pdf","grobid_xml":"https://content.openalex.org/works/W2165987080.grobid-xml"},"referenced_works_count":13,"referenced_works":["https://openalex.org/W1544310393","https://openalex.org/W1668009789","https://openalex.org/W2010481867","https://openalex.org/W2030386072","https://openalex.org/W2068362367","https://openalex.org/W2125076291","https://openalex.org/W2142307378","https://openalex.org/W2172262136","https://openalex.org/W3200639070","https://openalex.org/W4242885321","https://openalex.org/W4244395203","https://openalex.org/W4249362752","https://openalex.org/W7014199051"],"related_works":["https://openalex.org/W1972035260","https://openalex.org/W2588198209","https://openalex.org/W1909006023","https://openalex.org/W4205824991","https://openalex.org/W2794488505","https://openalex.org/W3200723557","https://openalex.org/W4301594054","https://openalex.org/W4312713546","https://openalex.org/W2362195430","https://openalex.org/W2038503502"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,11,28,48,91],"hardware":[4],"implementation":[5],"of":[6,74,80,87],"design":[7,29,35],"rule":[8],"checker":[9],"using":[10],"specialized":[12],"Content":[13],"Addressable":[14],"Memory(CAM)":[15],"for":[16],"the":[17,43,54,58,62,69,72,84,88],"Manhattan":[18],"geometric":[19],"designs.":[20],"Two":[21],"dimensional":[22,34],"relationships":[23],"between":[24,53],"rectangular":[25],"objects":[26],"in":[27,46,61],"are":[30],"checked":[31],"with":[32],"one":[33],"rules.":[36],"The":[37,66],"input":[38,55],"data":[39,56],"is":[40,64],"processed":[41],"by":[42,68],"pixel":[44],"pre\u2010processor":[45],"such":[47],"way":[49],"that":[50],"direct":[51],"comparison":[52,67],"and":[57,77,83],"stored":[59],"rules":[60],"CAM":[63,70],"possible.":[65],"reduces":[71],"number":[73],"memory":[75],"references":[76],"logic":[78],"operations":[79],"pattern":[81],"matching":[82],"simple":[85],"architecture":[86],"system":[89],"enables":[90],"low":[92],"cost":[93],"implementation.":[94]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}