{"id":"https://openalex.org/W2162641043","doi":"https://doi.org/10.1155/1996/58084","title":"A Fast Clustering\u2010Based Min\u2010Cut Placement AlgorithmWith Simulated\u2010Annealing Performance","display_name":"A Fast Clustering\u2010Based Min\u2010Cut Placement AlgorithmWith Simulated\u2010Annealing Performance","publication_year":1995,"publication_date":"1995-01-30","ids":{"openalex":"https://openalex.org/W2162641043","doi":"https://doi.org/10.1155/1996/58084","mag":"2162641043"},"language":"en","primary_location":{"id":"doi:10.1155/1996/58084","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1996/58084","pdf_url":"https://downloads.hindawi.com/archive/1996/058084.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1996/058084.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005353969","display_name":"Youssef Saab","orcid":null},"institutions":[{"id":"https://openalex.org/I76835614","display_name":"University of Missouri","ror":"https://ror.org/02ymw8z06","country_code":"US","type":"education","lineage":["https://openalex.org/I76835614"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Youssef Saab","raw_affiliation_strings":["Department of Computer Engineering and Computer Science, University of Missouri-Columbia, Columbia, MO 65211"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering and Computer Science, University of Missouri-Columbia, Columbia, MO 65211","institution_ids":["https://openalex.org/I76835614"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5005353969"],"corresponding_institution_ids":["https://openalex.org/I76835614"],"apc_list":null,"apc_paid":null,"fwci":0.5303,"has_fulltext":true,"cited_by_count":9,"citation_normalized_percentile":{"value":0.71107827,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":"1","first_page":"37","last_page":"48"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.8978211879730225},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.6556265354156494},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5888376235961914},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5834154486656189},{"id":"https://openalex.org/keywords/adaptive-simulated-annealing","display_name":"Adaptive simulated annealing","score":0.5743630528450012},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5690560340881348},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5578509569168091},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5385810732841492},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5111854672431946},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.42446115612983704},{"id":"https://openalex.org/keywords/constructive","display_name":"Constructive","score":0.4137651324272156},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3576608896255493},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3341485857963562},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.25847071409225464},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21921619772911072},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.18773287534713745},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12386929988861084},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08973565697669983},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.07523727416992188}],"concepts":[{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.8978211879730225},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.6556265354156494},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5888376235961914},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5834154486656189},{"id":"https://openalex.org/C46714192","wikidata":"https://www.wikidata.org/wiki/Q4680763","display_name":"Adaptive simulated annealing","level":3,"score":0.5743630528450012},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5690560340881348},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5578509569168091},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5385810732841492},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5111854672431946},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.42446115612983704},{"id":"https://openalex.org/C2778701210","wikidata":"https://www.wikidata.org/wiki/Q28130034","display_name":"Constructive","level":3,"score":0.4137651324272156},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3576608896255493},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3341485857963562},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.25847071409225464},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21921619772911072},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.18773287534713745},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12386929988861084},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08973565697669983},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.07523727416992188},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/1996/58084","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1996/58084","pdf_url":"https://downloads.hindawi.com/archive/1996/058084.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:55aef0ab8f5a4fbbb51fa3b17a48b7d3","is_oa":false,"landing_page_url":"https://doaj.org/article/55aef0ab8f5a4fbbb51fa3b17a48b7d3","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI Design, Vol 5, Iss 1, Pp 37-48 (1996)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/1996/58084","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1996/58084","pdf_url":"https://downloads.hindawi.com/archive/1996/058084.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6204354005","display_name":null,"funder_award_id":"MIP-9208293","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7166472593","display_name":"RIA:  Partitioning and Placement for Optimal System         Performance","funder_award_id":"9208293","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2162641043.pdf","grobid_xml":"https://content.openalex.org/works/W2162641043.grobid-xml"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W1844596588","https://openalex.org/W1980746862","https://openalex.org/W2003309297","https://openalex.org/W2024060531","https://openalex.org/W2044348081","https://openalex.org/W2072974175","https://openalex.org/W2081638330","https://openalex.org/W2085374061","https://openalex.org/W2095117703","https://openalex.org/W2120985183","https://openalex.org/W2136060120","https://openalex.org/W2141523221","https://openalex.org/W2158598102","https://openalex.org/W2162548825","https://openalex.org/W2167421626","https://openalex.org/W2171470054","https://openalex.org/W2171850209","https://openalex.org/W2293958994","https://openalex.org/W4231123287","https://openalex.org/W6656506093"],"related_works":["https://openalex.org/W2261837478","https://openalex.org/W2077092686","https://openalex.org/W3007136692","https://openalex.org/W2089397391","https://openalex.org/W1967687468","https://openalex.org/W2002077985","https://openalex.org/W173512906","https://openalex.org/W2382432451","https://openalex.org/W2394090522","https://openalex.org/W108855261"],"abstract_inverted_index":{"Placement":[0],"is":[1,71,95,98,118,129],"an":[2],"important":[3],"constrained":[4],"optimization":[5],"problem":[6],"in":[7,124,135,153,165],"the":[8,28,33,46,59,66,160],"design":[9],"of":[10,27,48,68,108,142,162],"very":[11,148],"large":[12],"scale":[13],"(VLSI)":[14],"integrated":[15],"circuits":[16],"[1\u20134].":[17],"Simulated":[18],"annealing":[19,53],"[5]":[20],"and":[21,41,97,128],"min\u2010cut":[22,76,89],"placement":[23,34,94],"[6]":[24],"are":[25,78,144],"two":[26],"most":[29],"successful":[30],"approaches":[31],"to":[32,56,101],"problem.":[35],"Min\u2010cut":[36],"methods":[37,54,157],"yield":[38],"less":[39],"congested":[40],"more":[42,49,58],"routable":[43],"placements":[44],"at":[45,119,130],"expense":[47],"wire\u2010length,":[50],"while":[51],"simulated":[52],"tend":[55],"optimize":[57],"total":[60],"wire\u2010length":[61,104,161],"with":[62,113,155],"little":[63],"emphasis":[64],"on":[65,105],"minimization":[67],"congestion.":[69],"It":[70],"also":[72],"well":[73],"known":[74],"that":[75,158],"algorithms":[77],"substantially":[79],"faster":[80,123,134,137],"than":[81],"simulated\u2010annealing\u2010based":[82],"methods.":[83],"In":[84,111],"this":[85],"paper,":[86],"a":[87,106,147],"fast":[88],"algorithm":[90,152],"(ROW\u2010PLACE)":[91],"for":[92],"row\u2010based":[93],"presented":[96],"empirically":[99],"shown":[100],"achieve":[102],"simulated\u2010annealing\u2010quality":[103],"number":[107],"benchmark":[109],"circuits.":[110],"comparison":[112],"Timberwolf":[114],"6":[115],"[7],":[116],"ROW\u2010PLACE":[117,143],"least":[120,131],"12":[121],"times":[122,133],"its":[125,136],"normal":[126],"mode":[127],"25":[132],"mode.":[138],"The":[139],"good":[140],"results":[141],"achieved":[145],"using":[146],"effective":[149],"clustering\u2010based":[150],"partitioning":[151],"combination":[154],"constructive":[156],"reduce":[159],"nets":[163],"involved":[164],"terminal":[166],"propagation.":[167]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2016-06-24T00:00:00"}