{"id":"https://openalex.org/W2066715133","doi":"https://doi.org/10.1155/1996/48310","title":"Integration of SPICE with TEK LV500 ASIC Design Verification System","display_name":"Integration of SPICE with TEK LV500 ASIC Design Verification System","publication_year":1994,"publication_date":"1994-06-22","ids":{"openalex":"https://openalex.org/W2066715133","doi":"https://doi.org/10.1155/1996/48310","mag":"2066715133"},"language":"en","primary_location":{"id":"doi:10.1155/1996/48310","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1996/48310","pdf_url":"https://downloads.hindawi.com/archive/1996/048310.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1996/048310.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101810717","display_name":"Ashok Srivastava","orcid":"https://orcid.org/0000-0002-0357-2130"},"institutions":[{"id":"https://openalex.org/I121820613","display_name":"Louisiana State University","ror":"https://ror.org/05ect4e57","country_code":"US","type":"education","lineage":["https://openalex.org/I121820613"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A. Srivastava","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Louisiana State University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Louisiana State University","institution_ids":["https://openalex.org/I121820613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079802863","display_name":"S. R. Palavali","orcid":null},"institutions":[{"id":"https://openalex.org/I121820613","display_name":"Louisiana State University","ror":"https://ror.org/05ect4e57","country_code":"US","type":"education","lineage":["https://openalex.org/I121820613"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. R. Palavali","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Louisiana State University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Louisiana State University","institution_ids":["https://openalex.org/I121820613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101810717"],"corresponding_institution_ids":["https://openalex.org/I121820613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.16357504,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":"1","first_page":"69","last_page":"74"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9860000014305115,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9860000014305115,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9840999841690063,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9811999797821045,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6844821572303772},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6498403549194336},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5749099254608154},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5594900846481323},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5316871404647827},{"id":"https://openalex.org/keywords/unix","display_name":"Unix","score":0.5048016309738159},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4922551214694977},{"id":"https://openalex.org/keywords/graphical-user-interface","display_name":"Graphical user interface","score":0.43377557396888733},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4036940336227417},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37098997831344604},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36517587304115295},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.22506830096244812},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18552735447883606},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16868501901626587}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6844821572303772},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6498403549194336},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5749099254608154},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5594900846481323},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5316871404647827},{"id":"https://openalex.org/C112968700","wikidata":"https://www.wikidata.org/wiki/Q11368","display_name":"Unix","level":3,"score":0.5048016309738159},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4922551214694977},{"id":"https://openalex.org/C37789001","wikidata":"https://www.wikidata.org/wiki/Q782543","display_name":"Graphical user interface","level":2,"score":0.43377557396888733},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4036940336227417},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37098997831344604},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36517587304115295},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.22506830096244812},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18552735447883606},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16868501901626587},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1996/48310","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1996/48310","pdf_url":"https://downloads.hindawi.com/archive/1996/048310.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1996/48310","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1996/48310","pdf_url":"https://downloads.hindawi.com/archive/1996/048310.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2066715133.pdf","grobid_xml":"https://content.openalex.org/works/W2066715133.grobid-xml"},"referenced_works_count":8,"referenced_works":["https://openalex.org/W1967575124","https://openalex.org/W2055388012","https://openalex.org/W2070617947","https://openalex.org/W2127486725","https://openalex.org/W4230005597","https://openalex.org/W4301104658","https://openalex.org/W6678705543","https://openalex.org/W6740833479"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W2096437374","https://openalex.org/W1943174035","https://openalex.org/W1928481607","https://openalex.org/W3135165657","https://openalex.org/W1485582195","https://openalex.org/W57337972","https://openalex.org/W1561306903","https://openalex.org/W2563702065","https://openalex.org/W2904996773"],"abstract_inverted_index":{"The":[0,19,61,79,132],"present":[1],"work":[2],"involves":[3],"integration":[4],"of":[5,9,11,63,128],"the":[6,55,64,83,129],"simulation":[7],"stage":[8],"design":[10,141],"a":[12,30,117],"VLSI":[13,140],"circuit":[14,122],"and":[15,28,54,59,126],"its":[16],"testing":[17,56],"stage.":[18],"SPICE":[20,53,77],"simulator,":[21],"TEK":[22],"LV500":[23],"ASIC":[24],"Design":[25],"Verification":[26],"System,":[27],"TekWaves,":[29],"test":[31],"program":[32],"generator":[33,121],"for":[34],"LV500,":[35],"were":[36],"integrated.":[37],"A":[38,97],"software":[39,65,85,130,134],"interface":[40,66,84,100,133],"in":[41,44],"\u2018C\u2019":[42],"language":[43],"UNIX":[45],"\u2018solaris":[46],"1.x\u2019":[47],"environment":[48],"has":[49,101,123],"been":[50,103,124],"developed":[51,67,104],"between":[52],"tools":[57],"(TekWAVES":[58],"LV500).":[60],"function":[62],"is":[68],"multifold.":[69],"It":[70],"takes":[71],"input":[72,91],"from":[73],"either":[74,93],"SPICE2G.6":[75],"or":[76,95],"3e.1.":[78],"output":[80],"generated":[81],"by":[82],"can":[86],"be":[87,136],"given":[88],"as":[89,143],"an":[90,115],"to":[92],"TekWAVES":[94],"LV500.":[96],"graphical":[98],"user":[99],"also":[102],"with":[105,139],"OPENWlNDOWS":[106],"using":[107],"Xview":[108],"tool":[109],"kit":[110],"on":[111],"SUN":[112],"workstation.":[113],"As":[114],"example,":[116],"two":[118],"phase":[119],"clock":[120],"considered":[125],"usefulness":[127],"demonstrated.":[131],"could":[135],"easily":[137],"linked":[138],"such":[142],"MAGIC":[144],"layout":[145],"editor.":[146]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}