{"id":"https://openalex.org/W4255907541","doi":"https://doi.org/10.1155/1996/21276","title":"Guest Editorial","display_name":"Guest Editorial","publication_year":1996,"publication_date":"1996-01-01","ids":{"openalex":"https://openalex.org/W4255907541","doi":"https://doi.org/10.1155/1996/21276"},"language":"en","primary_location":{"id":"doi:10.1155/1996/21276","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1996/21276","pdf_url":"https://downloads.hindawi.com/archive/1996/021276.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"editorial","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1996/021276.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103350095","display_name":"Sunil R. Das","orcid":null},"institutions":[{"id":"https://openalex.org/I153718931","display_name":"University of Ottawa","ror":"https://ror.org/03c4mmv16","country_code":"CA","type":"education","lineage":["https://openalex.org/I153718931"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Sunil R. Das","raw_affiliation_strings":["Department of Electrical Engineering, Facult 3' of Engineering, Universi of Ottawa, Ottawa, Ontario, Canada K1N 6N5"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Facult 3' of Engineering, Universi of Ottawa, Ottawa, Ontario, Canada K1N 6N5","institution_ids":["https://openalex.org/I153718931"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5103350095"],"corresponding_institution_ids":["https://openalex.org/I153718931"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.46121483,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":"3","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9498999714851379,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9498999714851379,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.005900000222027302,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0052999998442828655,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4465039074420929}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4465039074420929}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1996/21276","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1996/21276","pdf_url":"https://downloads.hindawi.com/archive/1996/021276.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1996/21276","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1996/21276","pdf_url":"https://downloads.hindawi.com/archive/1996/021276.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4255907541.pdf","grobid_xml":"https://content.openalex.org/works/W4255907541.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2382290278","https://openalex.org/W2350741829","https://openalex.org/W2130043461","https://openalex.org/W2530322880","https://openalex.org/W1596801655"],"abstract_inverted_index":{"It":[0],"is":[1,52,121],"my":[2],"great":[3],"pleasure":[4],"to":[5,27,64,124,145],"announce":[6],"our":[7],"long":[8],"awaited":[9],"next":[10,122],"Special":[11],"Issue":[12],"on":[13],"VLSI":[14,45],"Testing":[15],"we":[16],"have":[17,24],"been":[18,25],"con-":[19],"templating":[20],"for":[21,68],"quite":[22],"sometime.We":[23],"able":[26],"accommodate":[28],"nine":[29],"manuscripts":[30],"in":[31,41,110,119,152],"this":[32],"special":[33],"issue,":[34],"and":[35,57,85,105,139],"again":[36],"all":[37],"from":[38],"recognized":[39],"experts":[40],"the":[42,50,94,126],"field":[43],"of":[44,49,96],"testing.Our":[46],"first":[47],"manuscript":[48],"issue":[51],"by":[53,101],"Jone":[54],"et":[55],"al.":[56],"discusses":[58],"a":[59,89,102,107,111,131,159],"novel":[60],"approach,":[61],"called":[62],"PGEN,":[63],"generate":[65],"test":[66,108,128,132,134,149],"patterns":[67],"resettable":[69,72],"or":[70,82],"non-":[71],"synchronous":[73],"sequential":[74],"circuits.PGEN":[75],"uses":[76],"two":[77],"major":[78],"routines:":[79],"Sequential":[80],"PODEM":[81,84],"S-":[83],"differential":[86],"fault":[87],"simulator.For":[88],"given":[90],"fault,":[91],"S-PODEM":[92,120],"utilizes":[93],"concept":[95],"multiple":[97],"time":[98,115],"compression":[99],"supported":[100],"pulsating":[103],"model,":[104],"generates":[106],"vector":[109,129,135],"single,":[112],"yet":[113],"compressed,":[114],"frame.Logic":[116],"simulation":[117,141],"included":[118],"invoked":[123],"expand":[125],"single":[127],"into":[130],"sequence.The":[133],"generation":[136,150],"methodol-":[137],"ogy":[138],"logic":[140],"are":[142],"well":[143],"coordinated":[144],"sig-":[146],"nificantly":[147],"facilitate":[148],"problem":[151],"se-":[153],"quential":[154],"circuits.The":[155],"authors":[156],"also":[157],"implemented":[158]},"counts_by_year":[],"updated_date":"2026-03-03T08:47:05.690250","created_date":"2022-05-12T00:00:00"}