{"id":"https://openalex.org/W2127267192","doi":"https://doi.org/10.1155/1995/73197","title":"Input/Output Pad Placement Problem","display_name":"Input/Output Pad Placement Problem","publication_year":1995,"publication_date":"1995-01-01","ids":{"openalex":"https://openalex.org/W2127267192","doi":"https://doi.org/10.1155/1995/73197","mag":"2127267192"},"language":"en","primary_location":{"id":"doi:10.1155/1995/73197","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1995/73197","pdf_url":"https://downloads.hindawi.com/archive/1995/073197.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1995/073197.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060907386","display_name":"Khaled Al-Zamel","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Khaled Al-Zamel","raw_affiliation_strings":["Department of Computer Science Rensselaer Polytechnic Institute"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science Rensselaer Polytechnic Institute","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067509576","display_name":"Mukkai S. Krishnamoorthy","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mukkai S. Krishnamoorthy","raw_affiliation_strings":["Department of Computer Science Rensselaer Polytechnic Institute"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science Rensselaer Polytechnic Institute","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5060907386"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.27952756,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"3","issue":"1","first_page":"53","last_page":"57"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11814","display_name":"Advanced Manufacturing and Logistics Optimization","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11814","display_name":"Advanced Manufacturing and Logistics Optimization","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12176","display_name":"Optimization and Packing Problems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.9451102614402771},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.647515058517456},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6427796483039856},{"id":"https://openalex.org/keywords/boundary","display_name":"Boundary (topology)","score":0.5157259106636047},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49101853370666504},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.45958036184310913},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34508395195007324},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34248650074005127},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3329311013221741},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23782232403755188},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.23110154271125793},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.22530126571655273},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17642024159431458},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.046373218297958374}],"concepts":[{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.9451102614402771},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.647515058517456},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6427796483039856},{"id":"https://openalex.org/C62354387","wikidata":"https://www.wikidata.org/wiki/Q875399","display_name":"Boundary (topology)","level":2,"score":0.5157259106636047},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49101853370666504},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.45958036184310913},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34508395195007324},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34248650074005127},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3329311013221741},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23782232403755188},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.23110154271125793},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.22530126571655273},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17642024159431458},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.046373218297958374},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1995/73197","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1995/73197","pdf_url":"https://downloads.hindawi.com/archive/1995/073197.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1995/73197","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1995/73197","pdf_url":"https://downloads.hindawi.com/archive/1995/073197.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2127267192.pdf","grobid_xml":"https://content.openalex.org/works/W2127267192.grobid-xml"},"referenced_works_count":5,"referenced_works":["https://openalex.org/W2044348081","https://openalex.org/W2072974175","https://openalex.org/W2103959098","https://openalex.org/W2169528473","https://openalex.org/W6675317156"],"related_works":["https://openalex.org/W2098218272","https://openalex.org/W2085374061","https://openalex.org/W4205718258","https://openalex.org/W1989674257","https://openalex.org/W2059364457","https://openalex.org/W2127267192","https://openalex.org/W4213145382","https://openalex.org/W2118390028","https://openalex.org/W4313890168","https://openalex.org/W315157324"],"abstract_inverted_index":{"We":[0],"propose":[1],"efficient":[2],"heuristics":[3,15],"for":[4,33],"placing":[5],"input/output":[6],"(I/O)":[7],"pads":[8],"around":[9],"the":[10,19,26,39],"VLSI":[11],"chip":[12],"boundary.":[13],"The":[14],"are":[16],"based":[17],"on":[18],"circuit":[20],"connectivity":[21],"and":[22],"do":[23],"not":[24],"require":[25,38],"placement":[27,35,50,59],"of":[28,41],"cells.":[29],"This":[30],"is":[31],"useful":[32],"cell":[34,58],"methods":[36],"that":[37],"knowledge":[40],"I/O":[42],"pad":[43,49],"placement.":[44],"Using":[45],"these":[46],"heuristics,":[47],"several":[48],"candidates":[51],"can":[52],"be":[53],"generated":[54],"as":[55],"input":[56],"to":[57],"algorithms.":[60]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}