{"id":"https://openalex.org/W2165739336","doi":"https://doi.org/10.1155/1995/35157","title":"A Comparative Study of SynchronousClocking Schemes for VLSI Based Systems","display_name":"A Comparative Study of SynchronousClocking Schemes for VLSI Based Systems","publication_year":1993,"publication_date":"1993-09-22","ids":{"openalex":"https://openalex.org/W2165739336","doi":"https://doi.org/10.1155/1995/35157","mag":"2165739336"},"language":"en","primary_location":{"id":"doi:10.1155/1995/35157","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1995/35157","pdf_url":"https://downloads.hindawi.com/archive/1995/035157.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1995/035157.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071661240","display_name":"A. El-Amawy","orcid":null},"institutions":[{"id":"https://openalex.org/I121820613","display_name":"Louisiana State University","ror":"https://ror.org/05ect4e57","country_code":"US","type":"education","lineage":["https://openalex.org/I121820613"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ahmed El-Amawy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Louisiana State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Louisiana State University","institution_ids":["https://openalex.org/I121820613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089544869","display_name":"Umasankar Maheshwar","orcid":null},"institutions":[{"id":"https://openalex.org/I121820613","display_name":"Louisiana State University","ror":"https://ror.org/05ect4e57","country_code":"US","type":"education","lineage":["https://openalex.org/I121820613"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Umasankar Maheshwar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Louisiana State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Louisiana State University","institution_ids":["https://openalex.org/I121820613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5071661240"],"corresponding_institution_ids":["https://openalex.org/I121820613"],"apc_list":null,"apc_paid":null,"fwci":0.9601,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.8111216,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":"1","first_page":"81","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7964832782745361},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.677047073841095},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.6364941000938416},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5922700762748718},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5686829686164856},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5100322365760803},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.49819421768188477},{"id":"https://openalex.org/keywords/binary-tree","display_name":"Binary tree","score":0.4411343038082123},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.43547526001930237},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32842952013015747},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24432849884033203},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2439652383327484},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.12253984808921814},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1162165105342865},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08399289846420288}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7964832782745361},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.677047073841095},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.6364941000938416},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5922700762748718},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5686829686164856},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5100322365760803},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.49819421768188477},{"id":"https://openalex.org/C197855036","wikidata":"https://www.wikidata.org/wiki/Q380172","display_name":"Binary tree","level":2,"score":0.4411343038082123},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.43547526001930237},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32842952013015747},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24432849884033203},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2439652383327484},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.12253984808921814},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1162165105342865},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08399289846420288},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1995/35157","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1995/35157","pdf_url":"https://downloads.hindawi.com/archive/1995/035157.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1995/35157","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1995/35157","pdf_url":"https://downloads.hindawi.com/archive/1995/035157.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2165739336.pdf","grobid_xml":"https://content.openalex.org/works/W2165739336.grobid-xml"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W198657872","https://openalex.org/W1972589844","https://openalex.org/W1974838749","https://openalex.org/W1976686639","https://openalex.org/W2033142981","https://openalex.org/W2074405089","https://openalex.org/W2103122243","https://openalex.org/W2109489242","https://openalex.org/W2114183357","https://openalex.org/W2115704145","https://openalex.org/W2150714001","https://openalex.org/W2240861967","https://openalex.org/W2406932163","https://openalex.org/W4240729052","https://openalex.org/W6644440494","https://openalex.org/W7058247709"],"related_works":["https://openalex.org/W2164834710","https://openalex.org/W4232019485","https://openalex.org/W2076413498","https://openalex.org/W2199871724","https://openalex.org/W4327499872","https://openalex.org/W2123512677","https://openalex.org/W2116259070","https://openalex.org/W2128528443","https://openalex.org/W2028052815","https://openalex.org/W2066822161"],"abstract_inverted_index":{"Recently":[0],"a":[1,48,70,111,143],"novel":[2],"clock":[3,31,35,120],"distribution":[4],"scheme":[5,12,58],"called":[6],"Branch\u2010and\u2010Combine(BaC)":[7],"has":[8],"been":[9],"proposed.":[10],"The":[11,45,67],"guarantees":[13],"constant":[14,42],"skew":[15,43],"bound":[16],"irrespective":[17],"of":[18,21,55,61,73,97,107,157,176],"the":[19,22,53,56,62,88,104,130,151,170,174,177,201],"size":[20,146,175],"clocked":[23,178],"network.":[24],"It":[25],"utilizes":[26],"simple":[27,74],"nodes":[28],"to":[29,40,51,59],"process":[30],"signals":[32],"such":[33,80,118],"that":[34,81,136,162,187],"paths":[36],"are":[37,83],"adaptively":[38],"selected":[39],"guarantee":[41],"bound.":[44],"paper":[46],"uses":[47],"VLSI":[49,112],"model":[50],"compare":[52,103],"properties":[54],"new":[57],"those":[60],"well":[63],"established":[64],"H\u2010Tree":[65,68],"approach.":[66],"is":[69,77,142,180],"binary":[71],"tree":[72,153],"buffers":[75],"which":[76,148],"laid":[78],"out":[79],"leaves":[82],"at":[84],"equal":[85],"distances":[86],"from":[87,193],"root.":[89],"Our":[90],"study":[91],"considers":[92],"clocking":[93,189],"2\u2010D":[94],"processor":[95],"meshes":[96],"arbitrary":[98],"sizes.":[99],"We":[100,115,134,159],"evaluate":[101],"and":[102,126],"relevant":[105],"parameters":[106,117],"both":[108],"schemes":[109],"in":[110,155],"layout":[113],"context.":[114],"utilize":[116],"as":[119,129],"skew,":[121],"link":[122],"costs,":[123,166],"node":[124,165],"costs":[125],"area":[127],"efficiency":[128],"basis":[131],"for":[132,137,164],"comparison.":[133],"show":[135,161,186],"each":[138],"BaC":[139,167,188],"network,":[140],"there":[141],"certain":[144],"threshold":[145],"after":[147],"it":[149],"outperforms":[150],"corresponding":[152],"network":[154,179,202],"terms":[156],"skew.":[158],"also":[160],"except":[163],"networks":[168],"outperform":[169],"H\u2010Tree,":[171],"especially":[172],"when":[173],"large.":[181],"As":[182],"an":[183],"extension":[184],"we":[185],"does":[190],"not":[191],"suffer":[192],"potential":[194],"pulse":[195],"disappearance,":[196],"no":[197],"matter":[198],"how":[199],"large":[200],"is.":[203]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}