{"id":"https://openalex.org/W1570930812","doi":"https://doi.org/10.1155/1995/30583","title":"A Comparison of Bit Serialand Bit Parallel DCT Designs","display_name":"A Comparison of Bit Serialand Bit Parallel DCT Designs","publication_year":1994,"publication_date":"1994-01-13","ids":{"openalex":"https://openalex.org/W1570930812","doi":"https://doi.org/10.1155/1995/30583","mag":"1570930812"},"language":"en","primary_location":{"id":"doi:10.1155/1995/30583","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1995/30583","pdf_url":"https://downloads.hindawi.com/archive/1995/030583.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1995/030583.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010329377","display_name":"David Crook","orcid":null},"institutions":[{"id":"https://openalex.org/I204824540","display_name":"University of Wollongong","ror":"https://ror.org/00jtmb277","country_code":"AU","type":"education","lineage":["https://openalex.org/I204824540"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"David Crook","raw_affiliation_strings":["Department of Computer Science, University of Wollongong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Wollongong","institution_ids":["https://openalex.org/I204824540"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042904036","display_name":"John Fulcher","orcid":null},"institutions":[{"id":"https://openalex.org/I204824540","display_name":"University of Wollongong","ror":"https://ror.org/00jtmb277","country_code":"AU","type":"education","lineage":["https://openalex.org/I204824540"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"John Fulcher","raw_affiliation_strings":["Department of Computer Science, University of Wollongong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Wollongong","institution_ids":["https://openalex.org/I204824540"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5010329377"],"corresponding_institution_ids":["https://openalex.org/I204824540"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.0807767,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":"1","first_page":"59","last_page":"65"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.7945630550384521},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.771499514579773},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7173658609390259},{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.6202415823936462},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4966621994972229},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4957602918148041},{"id":"https://openalex.org/keywords/16-bit","display_name":"16-bit","score":0.49381694197654724},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.49267059564590454},{"id":"https://openalex.org/keywords/8-bit","display_name":"8-bit","score":0.4159410297870636},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4109751284122467},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2502939999103546},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1417692005634308},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11232045292854309},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.08387818932533264},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.063658207654953}],"concepts":[{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.7945630550384521},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.771499514579773},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7173658609390259},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.6202415823936462},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4966621994972229},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4957602918148041},{"id":"https://openalex.org/C33652231","wikidata":"https://www.wikidata.org/wiki/Q194368","display_name":"16-bit","level":2,"score":0.49381694197654724},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.49267059564590454},{"id":"https://openalex.org/C187919765","wikidata":"https://www.wikidata.org/wiki/Q270159","display_name":"8-bit","level":2,"score":0.4159410297870636},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4109751284122467},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2502939999103546},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1417692005634308},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11232045292854309},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.08387818932533264},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.063658207654953},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1995/30583","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1995/30583","pdf_url":"https://downloads.hindawi.com/archive/1995/030583.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1995/30583","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1995/30583","pdf_url":"https://downloads.hindawi.com/archive/1995/030583.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320965","display_name":"University of New South Wales","ror":"https://ror.org/03r8z3t63"},{"id":"https://openalex.org/F4320320969","display_name":"University of Wollongong","ror":"https://ror.org/00jtmb277"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1570930812.pdf","grobid_xml":"https://content.openalex.org/works/W1570930812.grobid-xml"},"referenced_works_count":6,"referenced_works":["https://openalex.org/W1596027173","https://openalex.org/W1811003797","https://openalex.org/W1964786590","https://openalex.org/W2006097283","https://openalex.org/W2083775551","https://openalex.org/W2245500548"],"related_works":["https://openalex.org/W975020229","https://openalex.org/W1902169700","https://openalex.org/W2502671172","https://openalex.org/W2028353274","https://openalex.org/W2011273053","https://openalex.org/W2121145321","https://openalex.org/W2257409576","https://openalex.org/W2585161597","https://openalex.org/W3180134152","https://openalex.org/W1911569504"],"abstract_inverted_index":{"Bit":[0],"parallel":[1],"and":[2,20],"bit":[3,27],"serial":[4,28],"VLSI":[5,44],"designs":[6],"for":[7,55],"performing":[8],"1\u2010dimensional":[9],"Discrete":[10],"Cosine":[11],"Transforms":[12],"are":[13],"compared,":[14],"in":[15],"terms":[16],"of":[17,39],"size,":[18],"complexity":[19],"throughput.":[21],"It":[22],"is":[23,30],"concluded":[24],"that":[25],"the":[26,37,42,49],"approach":[29],"more":[31],"suited":[32],"to":[33],"this":[34],"application,":[35],"given":[36],"limitations":[38],"not":[40],"only":[41],"available":[43,50],"design":[45],"tools,":[46],"but":[47],"also":[48],"silicon":[51],"real":[52],"estate":[53],"allocated":[54],"final":[56],"chip":[57],"fabrication.":[58]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}