{"id":"https://openalex.org/W2119102557","doi":"https://doi.org/10.1155/1995/23249","title":"An ILP Solution for Optimum Scheduling, Moduleand Register Allocation, and OperationBinding in Datapath Synthesis","display_name":"An ILP Solution for Optimum Scheduling, Moduleand Register Allocation, and OperationBinding in Datapath Synthesis","publication_year":1993,"publication_date":"1993-11-09","ids":{"openalex":"https://openalex.org/W2119102557","doi":"https://doi.org/10.1155/1995/23249","mag":"2119102557"},"language":"en","primary_location":{"id":"doi:10.1155/1995/23249","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1995/23249","pdf_url":"https://downloads.hindawi.com/archive/1995/023249.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1995/023249.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038261889","display_name":"T.C. Wilson","orcid":null},"institutions":[{"id":"https://openalex.org/I79817857","display_name":"University of Guelph","ror":"https://ror.org/01r7awg59","country_code":"CA","type":"education","lineage":["https://openalex.org/I79817857"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"T. C. Wilson","raw_affiliation_strings":["VLSI-CAD Group, Department of Computing and Information Science, University of Guelph, Ontario"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI-CAD Group, Department of Computing and Information Science, University of Guelph, Ontario","institution_ids":["https://openalex.org/I79817857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075158519","display_name":"Nilanjan Mukherjee","orcid":"https://orcid.org/0000-0001-6689-7525"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"N. Mukherjee","raw_affiliation_strings":["Department of Electrical Engineering, McGill University, Quebec"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, McGill University, Quebec","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100886781","display_name":"Mudit Garg","orcid":null},"institutions":[{"id":"https://openalex.org/I4210113654","display_name":"IBM (Canada)","ror":"https://ror.org/025sxka56","country_code":"CA","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210113654"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. K. Garg","raw_affiliation_strings":["IBM Canada Laboratories, Ontario"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Canada Laboratories, Ontario","institution_ids":["https://openalex.org/I4210113654"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113565674","display_name":"D.K. Banerji","orcid":null},"institutions":[{"id":"https://openalex.org/I79817857","display_name":"University of Guelph","ror":"https://ror.org/01r7awg59","country_code":"CA","type":"education","lineage":["https://openalex.org/I79817857"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"D. K. Banerji","raw_affiliation_strings":["VLSI-CAD Group, Department of Computing and Information Science, University of Guelph, Ontario"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI-CAD Group, Department of Computing and Information Science, University of Guelph, Ontario","institution_ids":["https://openalex.org/I79817857"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5038261889"],"corresponding_institution_ids":["https://openalex.org/I79817857"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":15,"citation_normalized_percentile":{"value":0.21211251,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":"3","issue":"1","first_page":"21","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8851643800735474},{"id":"https://openalex.org/keywords/chaining","display_name":"Chaining","score":0.7778530716896057},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.7032444477081299},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.656446635723114},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5890597105026245},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5350059270858765},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5146037340164185},{"id":"https://openalex.org/keywords/operator","display_name":"Operator (biology)","score":0.42240598797798157},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.356212854385376},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3197568655014038},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23689064383506775},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20742347836494446},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20329806208610535},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20174995064735413},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.12772789597511292},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.12422263622283936}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8851643800735474},{"id":"https://openalex.org/C49020025","wikidata":"https://www.wikidata.org/wiki/Q1059099","display_name":"Chaining","level":2,"score":0.7778530716896057},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.7032444477081299},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.656446635723114},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5890597105026245},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5350059270858765},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5146037340164185},{"id":"https://openalex.org/C17020691","wikidata":"https://www.wikidata.org/wiki/Q139677","display_name":"Operator (biology)","level":5,"score":0.42240598797798157},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.356212854385376},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3197568655014038},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23689064383506775},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20742347836494446},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20329806208610535},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20174995064735413},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.12772789597511292},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.12422263622283936},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C542102704","wikidata":"https://www.wikidata.org/wiki/Q183257","display_name":"Psychotherapist","level":1,"score":0.0},{"id":"https://openalex.org/C86339819","wikidata":"https://www.wikidata.org/wiki/Q407384","display_name":"Transcription factor","level":3,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C158448853","wikidata":"https://www.wikidata.org/wiki/Q425218","display_name":"Repressor","level":4,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/1995/23249","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1995/23249","pdf_url":"https://downloads.hindawi.com/archive/1995/023249.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:8cc2892dcb3143628ecc11d1ac885aa9","is_oa":false,"landing_page_url":"https://doaj.org/article/8cc2892dcb3143628ecc11d1ac885aa9","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI Design, Vol 3, Iss 1, Pp 21-36 (1995)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/1995/23249","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1995/23249","pdf_url":"https://downloads.hindawi.com/archive/1995/023249.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2119102557.pdf","grobid_xml":"https://content.openalex.org/works/W2119102557.grobid-xml"},"referenced_works_count":14,"referenced_works":["https://openalex.org/W343946766","https://openalex.org/W1566178705","https://openalex.org/W1585779307","https://openalex.org/W1968206757","https://openalex.org/W2101088259","https://openalex.org/W2110101313","https://openalex.org/W2116586590","https://openalex.org/W2131065168","https://openalex.org/W2136536603","https://openalex.org/W2157554674","https://openalex.org/W2169911642","https://openalex.org/W2171717938","https://openalex.org/W4230145123","https://openalex.org/W4253761149"],"related_works":["https://openalex.org/W2145993717","https://openalex.org/W1917361244","https://openalex.org/W2107855236","https://openalex.org/W1973862904","https://openalex.org/W2073831404","https://openalex.org/W2352470693","https://openalex.org/W2067298896","https://openalex.org/W2361601177","https://openalex.org/W2119102557","https://openalex.org/W1571104042"],"abstract_inverted_index":{"We":[0],"present":[1],"an":[2,28,59,113,137],"integrated":[3,138],"and":[4,14,17,42,101,110,133],"optimal":[5],"solution":[6,24],"to":[7,107,112,118,128,142,154],"the":[8,93,99,126,149],"problems":[9],"of":[10,39,50,62,68,82,88,103,116],"operator":[11,18,134],"scheduling,":[12],"module":[13,40,51,56],"register":[15],"allocation,":[16],"binding":[19],"in":[20,98,136],"datapath":[21],"synthesis.":[22],"The":[23],"is":[25,105,145],"based":[26],"on":[27,92],"integer":[29],"linear":[30],"programming":[31],"(ILP)":[32],"model":[33],"that":[34],"minimizes":[35],"a":[36,55,80],"weighted":[37],"sum":[38],"area":[41],"total":[43],"execution":[44],"time":[45],"under":[46],"very":[47],"general":[48],"assumptions":[49],"capabilities.":[52],"In":[53],"particular,":[54],"may":[57,76],"execute":[58],"arbitrary":[60],"combination":[61],"operations,":[63],"possibly":[64,84],"using":[65],"different":[66,72,86],"numbers":[67,87],"control":[69,89],"steps":[70,90],"for":[71],"operations.":[73],"Furthermore,":[74],"operations":[75],"be":[77],"implemented":[78],"by":[79],"variety":[81],"modules,":[83],"requiring":[85],"depending":[91],"modules":[94,104,117],"chosen.":[95],"This":[96],"generality":[97],"complexity":[100],"mixture":[102],"unqiue":[106],"our":[108],"system":[109],"leads":[111],"optimum":[114],"selection":[115],"meet":[119],"specified":[120],"design":[121],"constraints.":[122],"Significant":[123],"extensions":[124],"include":[125],"ability":[127],"incorporate":[129],"pipelined":[130],"functional":[131],"units":[132],"chaining":[135],"manner.":[139],"Straightforward":[140],"extension":[141],"multi\u2010block":[143],"synthesis":[144],"discussed":[146],"briefly":[147],"but":[148],"details":[150],"are":[151],"omitted":[152],"due":[153],"space":[155],"considerations.":[156]},"counts_by_year":[{"year":2012,"cited_by_count":4}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}