{"id":"https://openalex.org/W1571270363","doi":"https://doi.org/10.1155/1995/18576","title":"Cell Generator\u2010Based Technology Mappingby Constructive Tree\u2010Matchingand Dynamic Covering","display_name":"Cell Generator\u2010Based Technology Mappingby Constructive Tree\u2010Matchingand Dynamic Covering","publication_year":1993,"publication_date":"1993-09-25","ids":{"openalex":"https://openalex.org/W1571270363","doi":"https://doi.org/10.1155/1995/18576","mag":"1571270363"},"language":"en","primary_location":{"id":"doi:10.1155/1995/18576","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1995/18576","pdf_url":"https://downloads.hindawi.com/archive/1995/018576.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1995/018576.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042230376","display_name":"Martin Lefebvre","orcid":"https://orcid.org/0000-0002-9303-5311"},"institutions":[{"id":"https://openalex.org/I67031392","display_name":"Carleton University","ror":"https://ror.org/02qtvee93","country_code":"CA","type":"education","lineage":["https://openalex.org/I67031392"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Martin Lefebvre","raw_affiliation_strings":["Department of Electronics, Carleton University, 1125 Colonel By Drive, Ottawa K1S 5B6"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Carleton University, 1125 Colonel By Drive, Ottawa K1S 5B6","institution_ids":["https://openalex.org/I67031392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073319379","display_name":"Cliff Liem","orcid":null},"institutions":[{"id":"https://openalex.org/I153908563","display_name":"Nortel (Canada)","ror":"https://ror.org/03rz4pm90","country_code":"CA","type":"company","lineage":["https://openalex.org/I153908563"]},{"id":"https://openalex.org/I67031392","display_name":"Carleton University","ror":"https://ror.org/02qtvee93","country_code":"CA","type":"education","lineage":["https://openalex.org/I67031392"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Cliff Liem","raw_affiliation_strings":["Bell-Northern Research, P.O. Box 3511 Station C, Ottawa K1Y 4H7","Department of Electronics, Carleton University, 1125 Colonel By Drive, Ottawa K1S 5B6"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bell-Northern Research, P.O. Box 3511 Station C, Ottawa K1Y 4H7","institution_ids":["https://openalex.org/I153908563"]},{"raw_affiliation_string":"Department of Electronics, Carleton University, 1125 Colonel By Drive, Ottawa K1S 5B6","institution_ids":["https://openalex.org/I67031392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5042230376"],"corresponding_institution_ids":["https://openalex.org/I67031392"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":10,"citation_normalized_percentile":{"value":0.086969,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"3","issue":"1","first_page":"1","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.688113808631897},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.6844428181648254},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6081150770187378},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.576637864112854},{"id":"https://openalex.org/keywords/identification","display_name":"Identification (biology)","score":0.5733630061149597},{"id":"https://openalex.org/keywords/constructive","display_name":"Constructive","score":0.5632203221321106},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.48733624815940857},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.45726829767227173},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.45546185970306396},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4227461814880371},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4217706620693207},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3507310152053833},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.28763121366500854},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2262878715991974},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.12282869219779968},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.10622620582580566}],"concepts":[{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.688113808631897},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.6844428181648254},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6081150770187378},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.576637864112854},{"id":"https://openalex.org/C116834253","wikidata":"https://www.wikidata.org/wiki/Q2039217","display_name":"Identification (biology)","level":2,"score":0.5733630061149597},{"id":"https://openalex.org/C2778701210","wikidata":"https://www.wikidata.org/wiki/Q28130034","display_name":"Constructive","level":3,"score":0.5632203221321106},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.48733624815940857},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.45726829767227173},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.45546185970306396},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4227461814880371},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4217706620693207},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3507310152053833},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.28763121366500854},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2262878715991974},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.12282869219779968},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.10622620582580566},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1995/18576","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1995/18576","pdf_url":"https://downloads.hindawi.com/archive/1995/018576.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1995/18576","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1995/18576","pdf_url":"https://downloads.hindawi.com/archive/1995/018576.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.550000011920929,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310709","display_name":"CMC Microsystems","ror":"https://ror.org/03k70ea39"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1571270363.pdf","grobid_xml":"https://content.openalex.org/works/W1571270363.grobid-xml"},"referenced_works_count":21,"referenced_works":["https://openalex.org/W1486898914","https://openalex.org/W1551597857","https://openalex.org/W2006152335","https://openalex.org/W2025824177","https://openalex.org/W2036887642","https://openalex.org/W2042202727","https://openalex.org/W2097830678","https://openalex.org/W2098263942","https://openalex.org/W2100792281","https://openalex.org/W2107895817","https://openalex.org/W2108923470","https://openalex.org/W2115306409","https://openalex.org/W2133839464","https://openalex.org/W2137880122","https://openalex.org/W2427843410","https://openalex.org/W4231401555","https://openalex.org/W4246421415","https://openalex.org/W6629166896","https://openalex.org/W6656820652","https://openalex.org/W6659806992","https://openalex.org/W6660859832"],"related_works":["https://openalex.org/W2022544890","https://openalex.org/W2394097730","https://openalex.org/W4311883357","https://openalex.org/W2769996735","https://openalex.org/W94411513","https://openalex.org/W2260963831","https://openalex.org/W4235249401","https://openalex.org/W2331305369","https://openalex.org/W2015400287","https://openalex.org/W2002481399"],"abstract_inverted_index":{"Technology":[0],"mapping":[1,12,34],"is":[2,36],"the":[3,32,37,44,47,51,82,93,109,121,125,128,159,181,184,191,194,201,214,230,236,240],"final":[4],"step":[5],"of":[6,11,31,39,46,59,81,95,113,127,183,193,196,216,239],"logic":[7,17,48,52,83],"synthesis":[8],"which":[9],"consists":[10],"an":[13],"optimized":[14],"technology":[15,33,123],"independent":[16],"network":[18,84],"representation":[19],"into":[20],"a":[21,25,77,138,151],"circuit":[22],"realization":[23,45],"in":[24,50,76,137],"given":[26],"technology.":[27],"An":[28],"important":[29],"component":[30],"problem":[35],"identification":[38,94],"feasible":[40,186],"library":[41,139,195],"cells":[42,245],"for":[43,92,203],"operators":[49],"tree.":[53],"There":[54],"are":[55,85,134,141,178,246],"two":[56],"main":[57],"classes":[58],"such":[60],"matching":[61,64,102,156,211,217,223],"algorithms.":[62],"Library\u2010based":[63],"algorithms":[65],"[1\u20134]":[66],"require":[67],"that":[68,177],"all":[69],"available":[70],"physical":[71,114],"components":[72,115],"be":[73,170,200],"represented":[74],"explicitly":[75],"pattern":[78,90,188],"library.":[79],"Sections":[80],"then":[86],"matched":[87,162],"against":[88],"this":[89,147],"list":[91],"suitable":[96],"components.":[97],"In":[98,146],"contrast,":[99],"cell":[100,129,153,167,187,209],"generator\u2010based":[101,154,210],"techniques":[103,212],"[6\u20138]":[104],"accept":[105],"feasibility":[106],"constraints":[107],"on":[108],"complexity":[110],"and":[111,140,174,189,219],"quantity":[112],"according":[116],"to":[117,180],"limits":[118],"imposed":[119],"by":[120,227],"target":[122],"or":[124],"capabilities":[126],"generator.":[130],"Hence,":[131],"individual":[132],"patterns":[133,163,197],"not":[135,190,228],"stored":[136],"instead":[142],"generated":[143],"as":[144,198],"needed.":[145],"paper,":[148],"we":[149],"present":[150],"new":[152],"constructive":[155,222],"algorithm.":[157],"Because":[158],"algorithm":[160],"builds":[161],"incrementally,":[164],"very":[165],"large":[166],"families":[168],"can":[169],"accommodated":[171],"using":[172],"time":[173],"space":[175],"resources":[176],"proportional":[179],"size":[182,192],"largest":[185],"would":[199],"case":[202],"library\u2010based":[204],"approaches.":[205],"Also,":[206],"whereas":[207],"existing":[208],"combine":[213],"tasks":[215],"(identification)":[218],"covering":[220,231],"(selection),":[221],"provides":[224],"more":[225],"flexibility":[226],"restricting":[229],"phase.":[232],"Empirical":[233],"results":[234],"demonstrate":[235],"increased":[237],"quality":[238],"technology\u2010mapped":[241],"circuits":[242],"when":[243],"larger":[244],"available.":[247]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2016-06-24T00:00:00"}