{"id":"https://openalex.org/W4231106889","doi":"https://doi.org/10.1155/1994/98085","title":"Preface","display_name":"Preface","publication_year":1994,"publication_date":"1994-01-01","ids":{"openalex":"https://openalex.org/W4231106889","doi":"https://doi.org/10.1155/1994/98085"},"language":"en","primary_location":{"id":"doi:10.1155/1994/98085","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1994/98085","pdf_url":"https://downloads.hindawi.com/archive/1994/098085.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1994/098085.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111392484","display_name":"Si-Qing Zheng","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Si-Qing Zheng","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5110515617","display_name":"Zhou Dian","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dian Zhou","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.40866147,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":"2","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.5253999829292297,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.5253999829292297,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.06360000371932983,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.023600000888109207,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40922310948371887}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40922310948371887}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1994/98085","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1994/98085","pdf_url":"https://downloads.hindawi.com/archive/1994/098085.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1994/98085","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1994/98085","pdf_url":"https://downloads.hindawi.com/archive/1994/098085.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4231106889.pdf","grobid_xml":"https://content.openalex.org/works/W4231106889.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2350741829","https://openalex.org/W2130043461","https://openalex.org/W2530322880"],"abstract_inverted_index":{"any":[0],"VLSI":[1,32,34,86,100,110],"CAD":[2,101],"problems":[3,14,25,37,63],"are":[4,15],"constrained":[5],"optimization":[6,24,87],"problems,":[7,111],"and":[8,45,82,96,112],"almost":[9],"all":[10],"nontrivial":[11],"versions":[12],".ofthese":[13],"computationally":[16],"intractable":[17],"(NP-hard).Developing":[18],"effective":[19],"techniques":[20,59,88],"for":[21,60],"solving":[22,61],"these":[23,109],"therefore":[26],"plays":[27],"an":[28],"essential":[29],"role":[30],"in":[31,42,52,99],"research.The":[33],"opti-":[35],"mization":[36],"have":[38,64],"attracted":[39],"extensive":[40,113],"attention":[41],"the":[43,53,93],"past,":[44],"will":[46],"continuingly":[47],"be":[48],"a":[49],"major":[50],"focus":[51],"future.In":[54],"recent":[55],"years,":[56],"many":[57],"new":[58,85],"NP-hard":[62],"been":[65],"introduced.Examples":[66],"include":[67],"simulated":[68],"annealing,":[69],"neuralnet":[70],"approach,":[71],"generic":[72],"algorithms,":[73,75,77],"randomized":[74],"pseudopolynomial":[76],"parallel":[78],"computing,":[79],"etc.The":[80],"development":[81],"application":[83],"of":[84,92],"has":[89],"become":[90],"one":[91],"most":[94],"exciting":[95],"active":[97],"areas":[98],"research.Such":[102],"efforts":[103],"require":[104],"deep":[105],"mathematical":[106],"insight":[107],"into":[108],"experimental":[114],"verifica-":[115],"tions.":[116]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2022-05-11T00:00:00"}