{"id":"https://openalex.org/W2161606494","doi":"https://doi.org/10.1155/1994/86178","title":"Execution of VHDL Models Using Parallel DiscreteEvent Simulation Algorithms","display_name":"Execution of VHDL Models Using Parallel DiscreteEvent Simulation Algorithms","publication_year":1993,"publication_date":"1993-07-12","ids":{"openalex":"https://openalex.org/W2161606494","doi":"https://doi.org/10.1155/1994/86178","mag":"2161606494"},"language":"en","primary_location":{"id":"doi:10.1155/1994/86178","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1994/86178","pdf_url":"https://downloads.hindawi.com/archive/1994/086178.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1994/086178.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065468199","display_name":"Peter J. Ashenden","orcid":null},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Peter J. Ashenden","raw_affiliation_strings":["University of Adelaide, Department of Computer Science"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Adelaide, Department of Computer Science","institution_ids":["https://openalex.org/I5681781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026568644","display_name":"Henry Detmold","orcid":null},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Henry Detmold","raw_affiliation_strings":["University of Adelaide, Department of Computer Science"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Adelaide, Department of Computer Science","institution_ids":["https://openalex.org/I5681781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031355808","display_name":"Wayne S. McKeen","orcid":null},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Wayne S. McKeen","raw_affiliation_strings":["University of Adelaide, Department of Computer Science"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Adelaide, Department of Computer Science","institution_ids":["https://openalex.org/I5681781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.28423083,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2","issue":"1","first_page":"1","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},"topics":[{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9828000068664551,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8469264507293701},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8189703226089478},{"id":"https://openalex.org/keywords/discrete-event-simulation","display_name":"Discrete event simulation","score":0.6403114795684814},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6216434240341187},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6081795692443848},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5258503556251526},{"id":"https://openalex.org/keywords/event","display_name":"Event (particle physics)","score":0.5230915546417236},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.4794841706752777},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.47512346506118774},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3116627335548401},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.25186437368392944},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14555874466896057},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.11003080010414124},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07875251770019531}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8469264507293701},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8189703226089478},{"id":"https://openalex.org/C147203929","wikidata":"https://www.wikidata.org/wiki/Q574814","display_name":"Discrete event simulation","level":2,"score":0.6403114795684814},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6216434240341187},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6081795692443848},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5258503556251526},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.5230915546417236},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.4794841706752777},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.47512346506118774},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3116627335548401},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.25186437368392944},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14555874466896057},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.11003080010414124},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07875251770019531},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1994/86178","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1994/86178","pdf_url":"https://downloads.hindawi.com/archive/1994/086178.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1994/86178","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1994/86178","pdf_url":"https://downloads.hindawi.com/archive/1994/086178.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2161606494.pdf","grobid_xml":"https://content.openalex.org/works/W2161606494.grobid-xml"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W1481625184","https://openalex.org/W1540774993","https://openalex.org/W1555915743","https://openalex.org/W1693881312","https://openalex.org/W1971000143","https://openalex.org/W1989654177","https://openalex.org/W2077837716","https://openalex.org/W2097181060","https://openalex.org/W2122699306","https://openalex.org/W2123990187","https://openalex.org/W4238400420","https://openalex.org/W4240529637","https://openalex.org/W4255550812","https://openalex.org/W6678252403","https://openalex.org/W6697556216"],"related_works":["https://openalex.org/W2378211422","https://openalex.org/W2383333355","https://openalex.org/W2144353363","https://openalex.org/W2745001401","https://openalex.org/W4321353415","https://openalex.org/W2389325540","https://openalex.org/W2130974462","https://openalex.org/W972276598","https://openalex.org/W4246352526","https://openalex.org/W2213102951"],"abstract_inverted_index":{"In":[0],"this":[1,90,99,140],"paper,":[2],"we":[3,56],"discuss":[4,35],"the":[5,38,46,64,68,78,129],"use":[6,47,110],"of":[7,16,37,40,48,63,70,131],"parallel":[8],"discrete":[9],"event":[10,25,80],"simulation":[11,75],"(PDES)":[12],"algorithms":[13,50],"for":[14,109],"execution":[15],"hardware":[17],"models":[18,138],"written":[19],"in":[20,51,72],"VHDL.":[21],"We":[22,85],"survey":[23],"central":[24,79],"queue,":[26],"conservative":[27],"distributed":[28,31],"and":[29,34,42,123],"optimistic":[30],"PDES":[32],"algorithms,":[33],"aspects":[36],"semantics":[39],"VHDL":[41,53],"VHDL\u201092":[43],"that":[44,98],"affect":[45],"these":[49],"a":[52,74],"simulator.":[54],"Next,":[55],"describe":[57],"an":[58],"experiment":[59],"performed":[60],"as":[61,116],"part":[62],"Vsim":[65],"Project":[66],"at":[67],"University":[69],"Adelaide,":[71],"which":[73,101],"kernel":[76,91],"using":[77],"queue":[81],"algorithm":[82],"was":[83],"developed.":[84],"present":[86],"measurements":[87],"taken":[88],"from":[89],"simulating":[92,121],"some":[93],"benchmark":[94],"models.":[95,127],"It":[96],"appears":[97,142],"technique,":[100],"is":[102,107],"relatively":[103],"simple":[104],"to":[105,143],"implement,":[106],"suitable":[108],"on":[111,135],"small":[112],"scale":[113],"multiprocessors":[114],"(such":[115],"current":[117],"desktop":[118],"multiprocessor":[119],"workstations),":[120],"behavioral":[122],"register":[124],"transfer":[125],"level":[126,137],"However,":[128],"degree":[130],"useful":[132],"parallelism":[133],"achievable":[134],"gate":[136],"with":[139],"technique":[141],"be":[144],"limited.":[145]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}