{"id":"https://openalex.org/W2058610344","doi":"https://doi.org/10.1155/1994/78932","title":"Empirical Bounds on Fault Coverage LossDue to LFSR Aliasing","display_name":"Empirical Bounds on Fault Coverage LossDue to LFSR Aliasing","publication_year":1994,"publication_date":"1994-01-01","ids":{"openalex":"https://openalex.org/W2058610344","doi":"https://doi.org/10.1155/1994/78932","mag":"2058610344"},"language":"en","primary_location":{"id":"doi:10.1155/1994/78932","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1994/78932","pdf_url":null,"source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1155/1994/78932","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040592692","display_name":"W.H. Debany","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Warren H. Debany","raw_affiliation_strings":["Rome Laboratory (RL/ERDA)"],"affiliations":[{"raw_affiliation_string":"Rome Laboratory (RL/ERDA)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052731957","display_name":"M.J. Gorniak","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mark J. Gorniak","raw_affiliation_strings":["Rome Laboratory (RL/ERDA)"],"affiliations":[{"raw_affiliation_string":"Rome Laboratory (RL/ERDA)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004726093","display_name":"A.R. Macera","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Anthony R. Macera","raw_affiliation_strings":["Rome Laboratory (RL/ERDA)"],"affiliations":[{"raw_affiliation_string":"Rome Laboratory (RL/ERDA)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085113229","display_name":"D.E. Daskiewich","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Daniel E. Daskiewich","raw_affiliation_strings":["Rome Laboratory (RL/ERDA)"],"affiliations":[{"raw_affiliation_string":"Rome Laboratory (RL/ERDA)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113694449","display_name":"Kevin A. Kwiat","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kevin A. Kwiat","raw_affiliation_strings":["Rome Laboratory (RL/ERDA)"],"affiliations":[{"raw_affiliation_string":"Rome Laboratory (RL/ERDA)","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056598277","display_name":"H.B. Dussault","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Heather B. Dussault","raw_affiliation_strings":["Rome Laboratory (RL/ERDA)"],"affiliations":[{"raw_affiliation_string":"Rome Laboratory (RL/ERDA)","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5040592692"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.15739179,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1","issue":"4","first_page":"313","last_page":"326"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9842000007629395,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/aliasing","display_name":"Aliasing","score":0.7430434823036194},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.7291833758354187},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6144192814826965},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.554722785949707},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5433070063591003},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.47951415181159973},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.47688940167427063},{"id":"https://openalex.org/keywords/linear-feedback-shift-register","display_name":"Linear feedback shift register","score":0.46536898612976074},{"id":"https://openalex.org/keywords/polynomial","display_name":"Polynomial","score":0.45702052116394043},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.441369891166687},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.3316757082939148},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.23867562413215637},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14270934462547302},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10846567153930664}],"concepts":[{"id":"https://openalex.org/C4069607","wikidata":"https://www.wikidata.org/wiki/Q868732","display_name":"Aliasing","level":3,"score":0.7430434823036194},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.7291833758354187},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6144192814826965},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.554722785949707},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5433070063591003},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.47951415181159973},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.47688940167427063},{"id":"https://openalex.org/C159862308","wikidata":"https://www.wikidata.org/wiki/Q681101","display_name":"Linear feedback shift register","level":4,"score":0.46536898612976074},{"id":"https://openalex.org/C90119067","wikidata":"https://www.wikidata.org/wiki/Q43260","display_name":"Polynomial","level":2,"score":0.45702052116394043},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.441369891166687},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.3316757082939148},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.23867562413215637},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14270934462547302},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10846567153930664},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C136536468","wikidata":"https://www.wikidata.org/wiki/Q1225894","display_name":"Undersampling","level":2,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1994/78932","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1994/78932","pdf_url":null,"source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1994/78932","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1994/78932","pdf_url":null,"source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2101477403","https://openalex.org/W2535563940","https://openalex.org/W2761125259","https://openalex.org/W2119351822","https://openalex.org/W2104563825","https://openalex.org/W2184933991","https://openalex.org/W2138141123","https://openalex.org/W2080947141","https://openalex.org/W2152745368","https://openalex.org/W4288754393"],"abstract_inverted_index":{"Built\u2010in\u2010self\u2010test":[0],"(BIST)":[1],"response":[2,133],"data":[3],"can":[4,167,177],"be":[5,168,178],"compacted":[6],"using":[7],"a":[8,29,105,110,122,156,174],"linear\u2010feedback":[9],"shift":[10],"register":[11],"(LFSR).":[12],"Prior":[13],"work":[14],"has":[15],"indicated":[16],"that":[17,39,59,75,77,96,109,155],"the":[18,57,67,97,125,145,181,188,192,200],"probability":[19,99],"of":[20,31,100,127,187],"aliasing":[21,101],"tends":[22],"to":[23,25,131,142],"converge":[24],"2":[26],"-k":[27],"for":[28,82,124,163,173,203],"polynomial":[30],"degree":[32],"k":[33],"and":[34,38,51,87,108],"large":[35],"test":[36,89,132],"length,":[37],"primitive":[40],"polynomials":[41],"perform":[42],"better":[43],"than":[44],"non\u2010primitive":[45],"polynomials.":[46],"Nearly":[47],"all":[48],"analytical":[49],"models":[50],"simulations":[52],"have":[53,196],"been":[54,197],"based":[55,71],"on":[56,72,160],"assumption":[58],"error":[60],"occurrences":[61],"are":[62],"statistically\u2010independent.":[63],"This":[64,119],"paper":[65,120],"presents":[66],"first":[68],"statistical":[69],"results,":[70],"fault":[73,128,150,161,185,204],"simulation,":[74],"show":[76],"this":[78],"convergence":[79],"property":[80],"holds":[81],"actual":[83],"digital":[84],"logic":[85],"circuits":[86],"randomly\u2010generated":[88],"vector":[90],"sequences.":[91],"However,":[92],"it":[93],"is":[94,102,116,140,154],"shown":[95,141],"average":[98],"unsuitable":[103],"as":[104],"design":[106],"metric,":[107],"95%":[111],"upper":[112],"confidence":[113],"limit":[114],"(UCL)":[115],"more":[117],"useful.":[118],"introduces":[121],"UCL":[123,139,147],"loss":[126],"coverage":[129,162,172,205],"due":[130],"compaction.":[134],"The":[135,152],"theoretical":[136],"or":[137],"\u201cideal\u201d":[138],"match":[143],"closely":[144],"empirically\u2010derived":[146],"obtained":[148,169,179],"by":[149],"simulation.":[151],"result":[153],"tight":[157],"lower":[158],"bound":[159],"LFSR\u2010based":[164],"BIST":[165,175],"configurations":[166],"easily.":[170],"Fault":[171],"configuration":[176],"without":[180],"LFSR,":[182],"eliminating":[183],"costly":[184],"simulation":[186],"full":[189],"structure":[190],"with":[191],"LFSR.":[193],"These":[194],"results":[195],"incorporated":[198],"in":[199],"standard":[201],"procedure":[202],"measurement.":[206]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}